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The objectiJe of this project was to research .anddevelop a 32-bit single chip
Error Detection and Correction unit capable of correcting all single bit errors
and detecting all double bit errors in the memory systems of a spacecraft.
We designed the 32-bit EDAC (Error Detection and Correction unit) based on a
modified Hamming code and according to the design specifications and performance
requirements. We constructed a laboratory prototype (breadboard) which was
converted into a fault simulator. The correctness of the design was verified on
the breadboard using an exhaustive set of test ,cases. A logic diagram of the
EDAC was delivered to JPL Section 514 on October 4, 1988.
The EDAC operates on a 32 bit data. It corrects all single errors and detects
all double errors and some triple errors in a memory system. The function of our
design is compatible with that of the IDT (49C460_ chip and the TI (54ALS632)
chip with the exception of expandability to 64 bits. Our design features Byte
Writes with separate Byte Enables, a Read Detect Mode, a Pass Thru Mode, and a
Built-ln Self-Test. In addition, the EDAC deactivates the error signals during
Write Mode and can be easily configured to operate on a 16-bit data.
,_,_ EDAC circui:. _s _.a...r._g=u_n an ,.,.+-rJ,npin grid array and comprises 32 bi-
C,i rectianal -J "-" , .... d II. '<,a,._ p_r,s , ,J, irecti-)na c!,,ecK bit pins, 15 control input pins,
and 3 output flags p;ns. The con..p'.ete desigF; consists of 2103 equivalent gates
r 4 _- ' "
_,.e. 4206 ,.rar, sistor payi-s). The worst case power dissipation is 300 roW. The
maximum pr._.__,_ic-.n -_lay _s ...... ..... u_ ' apprc,xi,,l_ly 7'3 ns, well within the specified
performance requi rements.
We performed stuck-at fault simulation on the complete design and were able to
achieve a 100% fault coverage using 380 BIST (Built-In Self-Test) cycles. We
also performed stuck-open fault simulation and achieved a fault coverage of
94.8% with the same number of BIST cycles. By increasing the number of BIST
cycles to 10000 and bY extracting deterministic patterns from the logic diagram,
we were able to demonstrate that all c f '_tuck-open faults could be detected.
"_.Ar '_ 1989 The design wasA _ritical design review .bf ::_ . was held on June ,,-,
a.ccepted b,. t!,e i-erie,,,, bo,:_rd --_--mu,,,,.,_, _. -.nd Spaceborne, Inc. was recommended to
_rocee(! with la_,c.ut aad f.a.r,_i;_t;c:, :f the EDAC ill silicon.
The layout pta_.,n.,,_ and !,Juuing) of the silicon breadboard was performed on an
TBM PS/2 rurmir;g a layout --'itor software (L-EDIT) from Tanner Research, Inc
The logic blocks used to i -_]_ "-,,,r, , =me, ,t this silicon breadboard were selected from
the standard col] library distributed by MOSIS. During the layout, special
attention was paid to the guidelines of a radiation hardened design and to the
power distribution inside the ,ship. The layout of the EDAC was first submitted
to MOSIS for fabrication on August 14, 1989. A design rule checking performed at
MOoIc. ]uu,,t,fied four types of violations. These errors were corrected and the
EDAr: was released for fabrication on September 4, 1989.
We received ten silicon breadboard chips of the EDAC from MOSIS in November and
tested them immediately, Only eight ,ships out of the ten chips passed the DC and
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I EXECUTIVE SUr.!M,",P,'_'
The objective of _'-is_,, pro.ject _-_as to research and develop a o_-
bit single chip Er!or g,etes:_o,, _nd Correction unit capabie of
correcting all single bit. errors and detecting all double bit
errors in the memory systems _ a spacecraft.
We designed the 32-bit EDAC (Error Detection and Correction unit)
based on a modified Hamming code and according to the design
specifications and performance requirements. We constructed a
laboratory prototype (breadboard) which was converted into a
fault s.mulator. The correctness, of the design was verified on
the breadboard using an exhaustive set of test cases. A logic
diagram of the. EDAC was delivered to JPL Section 514 on October
4, 1988.
The EDAC operates on a 32 bit data. It corrects all single errors
and detects alt double errors and some triple errors in a memory
system. The function of our design is compatible with that of the
IDT (49C460) chip and the TI (54ALS632) chip with the exception
of expandabi lity to 64 bits. Our design features Byte Writes with
separate Byte Enables, a Read Detect Mode, a Pass Thru Mode, and
a Built-ln Self-Test. In addition, the EDAC deactivates the error
signals during Write Mode and can be easily configured to operate
on a 16-bit data.
The EDAC circuit is packaged in an 84-pin pin grid array and
comprises 32 bi-directional data pins, 7 bi-directional check bit
pins, 15 control input pins, and 3 out.put flags pins. The
comp]et.e design consists of 2103 equivalent gates (i .e. 4206
transistor pairs). The worst case power dissipation is 300 mW.
The maximum propagation delay is.approximately 76 ns, well within
the specified performance requi_-ements.
We performed stuck-at fault simulation on the complete design and
were able to achieve a 100% fault coverage using 380 BIST (Built-
In Self-Test) cycles. We also performed stuck-open fault
simulation and achieved a fault coverage of 94.8% with the same
number of BIST cycles. By increasing the number of BIST cycles to
10000 and by extracting deterministic patterns from the logic
diagram, we were able to demonstrate that all of stuck-open
faults could be detected.
A critical design review of EDAC was held on June 12, 1989. The
design was accepted by the review board members and Spaceborne,
Inc. was recommended t.o proceed with layout and fabrication of
the EDAC in silicon.
The layout (placement and routing) of the silicon breadboard was
performed on an IBM PS/2 running a layout editor software (L-
,EDIT) from Tanner Research, Inc. The logic blocks used to
implement, this silicon breadboard were selected from the standard
cell library distributed by MOSIS. During the layout, special
attention was paid to the guidelines of a radiation hardened
design and to the power distribution inside the chip. The layout
of the EDAC was first su_mit:.ted to MOSIS for fabrication on
August 14, 1989. A de-ig_, !u]e checking performed at MOSIS
identified four types of violations. These errors were corrected
and the EDAC was released for fabr-ication on September 4, 1989.
We received ten silicon breadboard chips of the EDAC from MOSIS
ira November and tested them immediately. Only eight chips out of
the ten chips passed the DC and functional tests. The EDAC chips
were delivered to NASA/JPL on November 28, 1989.
2 INTRODUCTION
2.t Project Goals
The main objective of this project was the research and
development of a 32-bit single chip Error Detection and
Correction unit capable of correcting all single bit errors and
detecting al 1 double bit errors in memory systems of a









Design of an Error Detection and Correction unit
according to specifications and performance requirements
Development of a laboratory prototype
Verification of the laboratory prototype
Fault simulation with at least a 95% fault coverage
Layout of a silicon breadboard
Fabrication of the silicon breadboard
Testing of the silicon breadboard
Delivery of the silicon breadboard to NASA/JPL
2.2 Design Specifications
2.2.1 Modified Hamming Code
The EDAC (Error Detection and Correction unit) generates check
bits on a 32-bit data field according to a modified Hamming code.
The modified Hamming code table on page A-1 in Appendix A
indicates the data bits participating in generating each of the
check bits. For example, check bit CBO is the Exclusive-OR
function of the 13 data input bits marked with an "X". The
modified Hamming code is designed such that the EDAC can be
easily configured for a 16-bit operation. This is achieved
through a design in which the 16 least significant data bits of
the 32-bit Hamming code affect only the 6 least significant check
bits.
2.2.2 Syndrome Decode
The Syndrome Decode table on page A-2 in Appendix A shows the
,complete decoding of the seven syndrome bits. A 7-bit syndrome
may indicate: the location of the single bit-in-error, or the
detection of double bit errors, or the detection of triple bit
errors. The exception is the all zero combination which is used
to indicate no error detected.
2.2.3 TOME" Three or more Errors
The TOME table on page A-3 in Appendix A shows all cases of the
7-bit syndrome that indicates three or more errors. It is used to
generate the functional equation for the TOMEoutput signal.
2.2.4 Functional Equations
The functional equations for the generation of the error signals
are shown on page A-4 in Appendix A. These equations were used %o
implement the error detection logic.
2.3 Performance Requirements
A summary of the performance requirements for the EDAC silicon
breadboard is listed on page A-5 in Appendix A.
2.4 Design Approach
A detailed summary of the design approach is shown on pages A-6
tt_rough A-10 in Appendix A.
2.5 project Schedule
The SBIR project schedule as of 28 November 1989 is shown on page
A-11 and page A-12 in Appendix A,
4
3 ERROR DETECTION AND CORRECTION DESIGN
The EDAC is a 32-bit single chip error detection and correction
unit. The EDAC generates check bits on a 32-bit data field
according to a modified Hamming code and corrects the data word
when check bits are supplied. It corrects all single errors and
detects all double errors and some triple errors in a memory
system. The function of our design is compatible with that of the
IDT (49C460) chip and the TI (54ALS632) chip with the exception
of expandability to 64 bits. The design features Byte Writes with
separate Byte Enables, a Read Detect Mode, a Pass Thru Mode, and
a Built-In Self-Test, The circuit also deactivates the error
signats during Write Mode and can be easily configured to operate
on a 16-bit data. A 32-bit system uses 7 check bits while a 16-
bit system uses 6 check bits. In either configurations, the error
syndrome is made available. The EDAC also incorporates a Built-
in-self-test logic to perform self-testing. This self-test mode
simplifies testing and allows a user to determine if the EDAC is
failing. A block diagram of the EDAC Design is shown in Figures 1
through 9 of Appendix B.
3.1 Features
- 32 input data bits, 7 check bits
Corrects all single data or check bit errors, detects
all double and some triple bit errors
Byte Write with separate Byte Enables
Deactivates "ERROR" and "MULT_ERROR" signals during
writing operation





The EDAC is a high-performance device used for check bits
generation, error detection, error correction and diagnostics.
The functional blocks of this 32-bit device are:
- Data Input Latch
, - Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Data Output Latch
- Check Bit / Syndrome Output Latch
- Error Output Latch
- Built-In Self-Test
3.2.1 Data Input. Latch
The Data Latch Enable Input, LE DATA IN, controls the loading of
a 32-bit input data into the Data Input Latch.
3.2.2 Check Bit Input Latch
Seven check bits are loaded into this latch under the control of
LE DATA IN. Check bits are used in the Error Detection and Error
Correction modes and in the Self-Test mode.
3.2.3 Check Bit Generation Logic
This logic generates the appropriate check bits for the 32-bit
data stored in the Data Input Latch. A modified Hamming Code is
the basis for generating the proper check bits.
3.2.4 Syndrome Generation Logic
In both the Detect and Correct modes, this logic compares the
check bits read from memory against the internally generated
check bits produced from the input data read from memory.
Matching sets of check bits means no error is detected. If there
is a mismatch, then one or more of the data or check bits is in
error. Each Syndrome bits is produced by an Exclusive-OR of the
corresponding bits of the two sets of check bits. Identical sets
of check bits produces all zeroes syndrome bits. Otherwise, this
7-bit syndrome must be decoded to determine the number of errors
and the specific bit-in-error in the case of a single error.
3.2.5 Error Detection Logic
,This part of the device decodes the syndrome bits generated by
the Syndrome Generation Logic. With no errors in either the input
data or the check bits, both the ERROR and MULT_ERROR output
signals are high. The ERROR signal will go low if a single error
is detected. The MULT ERROR and ERROR signals will both go low if
two or more errors are detected.
3.2.6 Error Correction Logic
In single bit error cases, this logic complements (corrects) the
single data bit-in-error. This corrected data is loaded into the
Data Output Latch, which can then be read onto the hi-directional
data lines. If the single bit error is in one of the check bits,
the corrected check bits are not placed on the check bit /
syndrome outputs. To generate these corrected check bits, the
EDAC must be switched to the Write Mode.
3.2.7 Data Output Latch and Output Buffers
The result of the error correction logic is loaded into Data
Output Latch under the control of the Data Output Latch Enable,
LE DATA OUT. The Data Output Latch buffer is spl it into 4
independent 8-bit buffers each enabled by -OE BYTE 0-3
respectively. These buffers are used to place data onto the bi-
directional data lines.
3.2.8 ,Check Bit / Syndrome Output Latch
The Check Bit / Syndrome Output Latch is used for storing the
syndrome generated during a read operation. The latch is loaded
from the Syndrome Generation Logic under the control of the
Syndrome / Check Bit Output Latch Enable, LE SC. The Check Bit /
Syndrome Output Latch buffer is enabled by -OE CB/SY for writing
data onto the bi-directiona] Cheok Bit / Syndrome lines.
3.2.9 ERROR and MULT_ERROR Output Latches
The ERROR and MULT_ERROR Output Latches are used for storing the
ERROR and MULT_ERROR signals generated by the Error Detection
Logic. These latches are controlled by the ERROR and MULT ERROR
Output Latch Enable signals LE ERROR and LE MULT ERROR
respectively. The ERROR and MULT_ERROR signals can be made
asynchronous by connecting their corresponding Latch Enable lines
to VDD (latches are transparent).
3.2.10 Built-In Self-Test Logic
The block diagram for the built-in-self-test structure is shown
on page B-11 of Appendix B. In Self-Test Mode, this logic
performs a self-testing of the complete EDAC circuit. After
,initialization, a number of non-overlapping clock pulses (CLK_A,
CLK_B) are applied and a signature comprising 32 data bits, 7
check bits, and 2 error bits is generated. This signature is
available at the output latches and can be compared to the so
called "Good Machine Signature". Matching signatures indicates
that no fault is detected in the EDAC circuit.
3.3 Detailed Product Description
The EDAC unit contains the logic necessary to generate check bits
on a 32-bit input data according to a modified Hamming Code. The
EDAC compares a set of internally generated check bits against
those read from memory to allow correction of any single bit data
error and detection of all double bit and some triple bit errors.
The EDAC can be used with either 32-bit data words (7 check bits)
or 16-bit data words (6 check bits).
The EDAC provides either check bits or syndrome bits on the tri-
stated output pins, CB/SY 0-7. Each check bit is generated from a
combination of input data bits, while eachsyndrome is produced
by comparing internally generated check bits with those read from
memory. Decoded syndrome bits may indicate one of the following:
the location of a single bit-in-error or the detection of a
double/triple bits error. The check bits are labeled:
CB0, CB1, CB2, CB3, CB4, CB5, CB6 for the 32-bit configuration
CBO, CB1, CB2, CB3, CB4, CB5 for the 16-bit configuration
Syndrome bits are similarly labeled SO through S6 and SO through
S5 respectively.
3.4 Operating Modes
A table on page B-12 of Appendfx B lists the operating modes of
the EDAC. These operating modes are defined by the R/-W and the
CORRECTsignals. The corresponding waveforms of Write mode, Read
mode, and Self Test mode are shown on Page B-13, B-14, and B-15
respectively of Appendix B.
3,4.1 Write Mode
Write Mode is used to generate the check bits of a 32-bit input
data. The data bits are latched into the data input latches and
the generated check bits are latched into the CB/SY output
latches. After enabling the three-state output buffer, the check
bits are available on the bi-directional CB/SY bus. During Write
Mode the error signals ERROR and MULT ERROR remain inactive
(high). The waveforms of this mode of operation are illustrated
on page B-13 of Appendix B.
I
3.4.2 Read Detect Mode
In Read Mode, both data and the corresponding check bits are
latched into the input latches. The waveforms are shown on page
8
B-14 of Appendix B. The syndrome is generated by bit-wise
comparisons of the check bits read from memory with the check
bits produced from the 32 data bits. This syndrome is decoded to
generate the error signals ERRORand MULT ERROR. In Read Detect
mode, the 32 data bits remain unchanged. The syndrome bits are
provided on the CB/SY outputs.
3.4.3 Read Correct Mode
The Read Correct mode is similar to the Read Detect mode except
that single bit errors will be complemented (corrected) and made
available to the Data Output Latches. In this mode of operation,
double errors may produce meaningless outputs at the Data Output
Latches.
3.4.4 Pass Thru Mode
The Pass Thru Mode can be used in both, Read and Write Mode. Data
latched into the Data Input Latches remains unchanged. The CB/SY
Output Latches contain the generated check bits in the case of
Write Mode and the syndrome in the case of Read Mode.
3.4.5 Self-Test Mode
The Self-Test Mode switching waveforms are shown on page B-15 of
Appendix B. The Self-Test Mode is initiated by writing the seed
according to the table on page B-15 of Appendix B. The seed
consists of 32 data bits and 7 check bits. Data and check bits in
this table are in hexadecimal format. The seed is loaded into the
input latches.
The applied data propagates through the combinational logic and
is then loaded into the output latches. In Self-Test mode, these
output latches form the signature register. At this point the
number of cycles is zero. The Self-Test procedure is started by
setting LE R/-W to low and by applying the non-overlapping clocks
CLK_A and CLK_B starting with CLK_B. One "shift", as defined in
the waveforms illustration, is a sequence of one CLK_B and one
CLK_A pulse. One cycle consists of 41 shifts. When a cycle is
completed, the generated data is latched into the signature
register. After a certain number of cycles has elapsed, the
signature is read and compared with the good machine signature.
If both signatures are identical, no fault is detected. A large
number of possible faults can be detected with the first three
test vectors shown in the table. However, some faults are more
difficult to detect and require special sequences. Most of these
sequences consist of a seed for initialization and a second seed
,to generate the signature. With the test vectors shown in the
table, a 100% stuck-at fault coverage can be accomplished.
3.5 32-Bit Data Word Configuration
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The 32-bit format of the EDAC unit consists of 32 Data bits and 7
Check bits. It is referred to as 32/39 code. A single EDAC unit
provides all the logic needed for single bit error correction and
double bit error detection of a 32-bit data field.
The table in page A-1 of Appendix A indicates the data bits
participating in the check bit generation. For example, check bit
CB0 is the exclusive-OR function of the 13 data inputs marked
with an "X". Check bits are generated and output in the Write
Mode.
Syndrome bits are generated by an Exclusive-OR (XOR) of the
generated checb bits with the read check bits. For example, SO is
the XOR of check bits CB0 from those read with those generated.
The table in page A-2 of Appendix A indicates the decoding of the
seven syndrome bits to identify the location of bit-in-error for
a single bit error or the detection of a double or triple bit
error. The all zero case indicates no error detected.
In the Correct Mode, the syndrome bits are used to complement
(correct) single bit errors in the data bits. For double or
multiple error detection, the data latched into the Data Output
Latch is not defined.
3.6 16-Bit Data Word Configuration
The 16-bit format of the EDAC unit consists of 16 Data bits and 6
Check bits. It is referred to as 16/22 code.
An EDAC unit can be configured .for single bit error correction
and double bit error detection of a 16-bit data field. The
necessary connections is shown on page B-17 of Appendix B. Only
the least significant 16 bits are used as data input, the 16 most
significant data inputs are grounded like the seventh check bit
input. The Output Enable lines for the most significant two data
bytes (-OE BYTE 2,3) are disabled (tied to VDD). The operation in
16-bit mode is the same as in 32-bit mode, except that only 16




This PC-Interface board is designed to allow an IBM PC/AT to
communicate with the 32-bit EDAC prototype board. It consists
of an Address Decoder, a Bus Transceiver, and Input/Output Ports.
The complete logic diagram of the PC interface board is shown in
figures 1 through 20 of Appendix G. Five connectors labeled C1
through C5 are used to interface the board with the EDAC. All
connecting wires between the EDAC unit and the interface board
are twisted pair cables to minimize noise.
4.1.1 Address Decoder
The Address Decoder receives the 10 least significant bits
address of the IBN PC and the +AEN signal. It generates the -CE
signal when the +AEN signal is "low" and the lO-bit address is in
the range of 300H-31FH. This -CE signal in turn activates the
Bus Transceiver. Together with the lower 5 bits of the address,
it selects one of the 32 available ports in the above stated
range.
4.1 .=_ Bus Transceiver
The Bus Transceiver (74HCT245) is enabled by the Address Decoder
and the direction of the data flow is determined by the -IOR
signal o? the IBM PC. When -IOR is "low", the Bus Transceiver
aqlows data to to be transferred from a selected pork of the
interface card to the IBN PC's' data bus. When -IOR is "high"
data flows in the opposite direction. The 74HCT245 transceiver
buffers data in groups of 8 bits (i.e. a byte) and converts the
TTL level of the IBN PC to the CNOS level used in the prototype
EDAC unit.
4.1.3 I/O Ports
Each output port consists of a 74HC373 chip while each input port
consists of a 74HC374 chip, The open drain output ports are
designed with 74HC74 chips and NMOS transistors. Altogether,
there are 16 ports each providing up to 8 data lines. In the
interface card, these ports are configured as:
- 96 bi-directional data lines
- 16 input data lines
- 16 output data lines
- 2 open drain output data lines
Each data line is mapped to the input and output signals of the
32-bit EDAC prototype unit. The two available open drain output
data lines and the rest of unused data lines are reserved for
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later use with Spaceborne, Inc.'s microsimulator chips.
4.1.4 Operation of the PC-Interface Board
The interface card supplies the necessary control s gnals, data,
and check bits to the 32-bit EDAC laboratory prototype as
specified by a test program. It also receives the appropriate
data, check/syndrome bits, and error signals from the prototype
board to be read by the test program.
The control signals to the EDAC prototype board are send out
through ports 304H and 305H. The Error signals from the prototype
32-bit EDAC uni.t are received through port 30OH.
The 32 data bits and 7 check bits are transferred via bi-
directional data lines. The direction of the data flow on the 96
bi-directional data lines is controlled by bit 0 of port 305H for
ports 1 through 3, and by bit 7 of port 305H for ports 6 through
8. The transfer of data from the EDAC prototype board to the
interface card is controlled by port 313H.
4.2 EDACBreadboard Description
The EDAC laboratory prototype was implemented on a wire-wrap
board. All the interconnections were made based on the netlist
produced from the logic diagram of the EDAC laboratory prototype.
The schematic diagram of the laboratory prototype is shown in
Appendix C, figures 1 through 60. The prototype board is designed
with 4000 series CMOS chips which can be replaced by their
functional counterpart Spaceborpe, Inc.'s microsimulator chips
for fault simulation. The EDACprototype board is controlled by
an IBM PC/AT which communicates with the 3rototype board through
an interface card as described in 4.1.
4.3 Design Verification
To perform a thorough functional verification of the EDAC design,
several test programs have been developed. The design was divided
into several functional units and each unit was tested
separately. This method called "sensitized partitioning" enabled
us to exhaustively test each functional block (i.e. check bit
generator, error detector, and error corrector) contained in the
EDAC. We applied an exhaustive set of test vectors to each of the
functional blocks and compared the circuit's response with an
expected set of responses derived from the specifications of the
EDAC. To verify the function of the complete design, another
test program was used to apply random data to the EDAC. Wil_h over
,1 million test vectors applied, the EDAC breadboard passed the
test without any discrepancy.
4.3.1 Description of Test Case Programs
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The test case programs were developed in the "C" language under
the DOS operating system. A listing of these test case programs
is provided in Appendix F. Printouts of the verification results
for each individual functional units are listed on pages C-79
through C-82 in Appendix C,
4.3. 1. 1 Check Bit Generator (PT-TEST.C)
The check bit generator comprises seven parity networks each
with either 13 or 14 inputs. Each parity network generates one
check bit. In order to complete an exhaustive test of the
checkbit genepator in a reasonable amount of time, only one
parity network is exhaustively tested at a time. The test program
generates and applies an exhaustive set of vectors to each parity
network. The resulting check bits are compared with expected
check bits according to the design specifications. In the case of
a disagreement, an error message is produced. The listing of this
program can be found on pages F-18 through F-23 of Appendix F.
4.3.1.2 Error Detector (ED-TEST,C)
The error detector unit detects single and multiple errors and
generates the syndrome and the error signals ERROR and MULT
ERROR. In order to exhaustively verify the function of the error
detector, the circuit is sensitized so that every possible
syndromes is generated. The resulting error signals are compared
with expected error signals of a correct design. This program is
listed on pages F-24 through F-27 of Appendix F.
4.3.1.3 Error Corrector (EC-TEST.C)
The error corrector block corrects a faulty bit in the case of a
single error. To verify this block, an exhaustive set of test
vectors simulating all possible single errors is applied to the
circuit. The corrected data bits are examined to make sure that
only the faulty bit has been toggled. The listing of this program
is included on pages F-28 through F-31 of Appendix F.
4.3.1.4 Random Pattern (EDAC.C)
This program is designed to work with our EDAC design and with
two commercial EDAC chips. (i.e. , SN 74ALS632 chip from Texas
Instruments and IDT 49C460 chip from Integrated Device
Technology). This program enables one to write any data to the
EDAC and to display the response of the EDAC on a CRT (screen).
,It also allows one to inject faults into written data to
determine the circuit's behavior in regard to a faulty data.
Last, but not least, the program has a feature that enables one
to test the EDACautomatically (Function key F8-Test).
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When this feature is used, random data is applied to the EDAC in
WRITE mode and the generated check bits are read back. The data
and the corresponding check bits are then applied to the EDAC in
READ mode so that the processed data and the resulting error
signals can be compared to the expected values. Finally, every
possible single and double errors is systematically injected into
the data applied to the EDAC. To probe further the algorithm of
this program, consult pages F-1 through F-17 of Appendix F.
4.4 Functional Compatibility
In order to ensure functional compatibility, we compared the the
operation of our design with commercially available EDAC chips.
Two commonly used EDAC chips were purchased from Texas
Instruments (SN 74ALS632) and Integrated Device Technology
(49C460). Both chips are 32-bit Error Detection and Correction
Units with the capability of correcting a single error and
detecting all double errors.
4.4.1 Integrated Device Technology (49C460) Chip
The IDT 49C460 chip is a high speed, low power, 32-bit Error
Detection and Correction unit which generates check bits on a 32-
bit data field according to a modified Hamming Code and corrects
the data word when check bits are supplied.
In WRITE mode data is latched into the input latches. Then the
output of the generated check bits is enabled and the check bits
are available at the bi-directional CB/SY pins. In READ mode data
and check bits are latched into the input latches. The data
output latches are transparent during READ mode. Data output is
enabled and the corrected data and the syndrome are available at
the outputs,
4.4.2 Texas Instruments (SN 74ALS632) Chip
The SN 74ALS632 chip is a 32-bit parallel Error Detection and
Correction circuit in a 52 pin 6OOmil package. The EDAC uses a
modified Hamming code to generate a 7-bit check word. This check
word is stored along with the data word during the memory write
cycle. During a memory read cycle, this 39-bit word from memory
is processed by the EDAC to determine if the 32-bit data has been
corrupted while it was stored in the memory.
The operation of the TI EDAC is quite different from our design,
because of the use of two external decoding signals (SO, Sl). In
order to operate this EDAC with our test programs, we had to add
,a decoding logic to the adapter to generate the necessary control
signals to this TI chip.
4.4.3 Results of Functional Comparison
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A thorough comparison with our design showed that our design
comprises all operation modes and features that are implemented
in these two commercial circuits. In fact, our design is much
more flexible in operation than either one of the commercial
chips. However, we discovered two features that were not included
in our early design.
The first feature that both commercial circuits posses, is the
disabling of the error signals during the WRITE operation.
Without this precaution, the state of the error signals would
depend on the data written to memory during WRITE mode. Since the
required additional circuitry for this feature is small, it is
added into our-design.
The second feature is an operation mode, called "Detect Mode" In
this mode single and double errors are detected (i.e., error
signals are active) but single errors are not corrected. To
retain compatibility with the commercial circuits this feature is
also implemented in our design.
Since it is desirable to operate these commercial chips using the
same interface and the same programs that we used for our EDAC
design, we build adapters for these commercial chips and
developed a generic test program. Schematic diagrams of the
adapters are shown on pages 0-73 through C-78 in Appendix C. The
listing of the test case program, EDAC.C, is provided in Appendix
F, pages F-1 through F-17. This test program performs a
functional verification of the EDAC units.
4.5 Fault Simulation
Because of the limited number of microsimulator chips at our
disposal and because we included scannable latches in our design,
we had to divide the fault simulation into two parts: simulation
of the combinational logic of the EDAC and simulation of the
scannable latches.
4.5.1Microsimulators
In the EDAC fault simulator, Spaceborne, Inc.'s proprietary
microsimulator chips were used in place of their corresponding
functional equivalent 4000 series CMOS family of chips. These
microsimulator chips are capable of simulating stuck-at, stuck-
open and bridging faults. Throughout this report, each type of
microsimulator chips are prefixed by MS. Thus, MS4071, MS4011,
MS4081 and MS4023 are the microsimulator chips equivalent of
4071, 4011, 4081 and 4023 CMOSchips respectively. Data sheets of
,the microsimulators are provided on pages D-26 through D-37 in
Appendix D.
4.5.2 Fault Simulator Breadboard
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The chips layout of the breadboard for the EDAC fault simulator
is shown in figures 1 through 24 (see pages D-2 through D-25) of
Appendix D. Notice that each microsimulator chips has a shift
register to propagate an injected fault to each and every
inputs/outputs of logic gates inside it. Connected together,
these microsimulator chips form a shift register chain that will
be used for fault injection.
In this breadboard layout the vertical (Y) and horizontal (X)
numbers are coordinates used to indicate a chip's location.
Looking at figure 1 on page D-2 of Appendix D, the chip on the
upper left hand corner (X=11, Y=32) is of type 74H075 located at
3211. FE1 and FE2 are control signals to select the operational
mode of the microsimulator chips. For stuck-at fault simulation,
FEI = 0 and FE2 = 1. For stuck-open fault simulation, FE1 = 1 and
FE2 = 1.
FCL is the clocking signal to shift the injected fault along the
shift register chain. Looking at figure 24 on page D-25 of
Appendix D, FDI is the input at which a "I" (simulating a fault)
is injected and propagated along the shift register chain as
indicated by the arrows. FDO is the output of this shift
register chain as shown in figure 14 on page D-15 of Appendix D.
FDO is used to verify that only one fault is being injected into
the shift register chain. With this layout, we generated a fault
list by assigning a fault number to every inputs and output of
the gates used to implement the EDAC.
Throughout this report, the notation YX(Z) will be used to denote
a test point (i.e. a fault to be checked) where YX is the Y and X
coordinates of a chip and Z is. its PIN location. For example,
3208(20) refers to the PIN 20 of a chip located at 3208.
A summary of the fault locations, unused faults, and undetectable
faults of the EDAC is shown in Appendix D on page D-38 for the
combinational logic and on page D-39 for the scannable latches.
For the combinational logic, for example, the shift register
chain starts at 0105, hence, 0105(I) is assigned fault number O,
0105(2) is assigned fault number I, 0105(3) is assigned fault
number 2, ... etc. By tracing the direction of shift, we can see
that the shift register chain ends at 1109. The test point
1109(19) is the last fault in the combinational logic of the EDAC
fault simulator. There is a total of 1464 (fault number O to
1463) faults to be checked, with 19 of them not used.
The 19 faults not used are associated with unused gates of the
microsimulator chips. For example, an MS4011 comprises four 2-
input NAND gates with a total of 12 possible faults. If there is
one gate not used the 3 faults of that gate are called "unused
,faults"
4.5.3 Stuck-at Fault Simulation
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4.5.3.1 Stuck-at Fault Mechanism
Since a single stuck-at fault models the logical behavior of the
most frequently occurring physical failures, it is widely used in
test generations and fault simulation of a digital circuit. A
stuck-at fault is typically a short circuit between a signal wire
with either the power or the ground.
4.5.3,2 Stuck-at Fault Simulation Hardware
We converted the laboratory prototype (breadboard) of the EDAC
(Error Detection and Correction) into a hardware fault simulator
by replacing the 4000 series CMOS family chips with Spaceborne,
Inc.'s proprietary microsimulator chips.
The fault simulator is capable of injecting stuck-at and stuck-
open faults. The EDAC is designed with build-in-self-testing
capability. We use a simplified linear feedback shift register
(LFSR) for test pattern generation and a simplified shift
register for signature compression. This simplified approach
proved to be as effective as the linear feedback register (LFSR)
approach but with significant savings in hardware.
4.5.3.3 Description of the Stuck-at Fault Simulation
The programs used for the stuck-at fault simulation are FAULT.C
for the EDAC logic and FAULTI.C for the scannable latches. These
programs are listed in Appendix F on pages F-32 through F-47 and
pages F-48 through F-65 respect_.yely.
As the program starts, the EDAC chip is initialized. This ensures
that no faults has been injected. Then a user is asked to choose
the number of cycles for the simulation. To save time, the first
pass should comprise only a small number of cycles (e.g. 10),
since in this pass all detectable faults will be injected. For
subsequent passes, only those faults not yet detected are
injected.
First, the initial seed is written to the EDAC. Then, the shift
register formed by the scannable latches is shifted 41 times.
This is equivalent to one cycle. After the required number of
cycles elapses, the signature which is reflected by the state of
the output latches is read back. This signature is called "good
machine signature". Now the first fault is injected and the seed
is written again. This newly generated signature is then compared
with the good machine signature. In the case of a disagreement,
the particular fault injected has been detected. If both
,signatures matches, then the fault was not detected. This process
is then repeated for the next fault.
To ensure a correct simulation, the location of the injected
fault is monitored throughout the test. In the case of the
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occurrence of a fault at a wrong location or the detection of
more than one injected faults, the simulation is interrupted and
the obtained results are invalidated.
4.5.3.4 Results of Stuck-at Fault Simulation
The results of the stuck-at fault simulation are shown in
Appendix D, pages D-40 through D-47 for different numbers of
cycles. During this simulation we discovered that the shift
registers did not cycle properly. A solution was found by adding
an additional D-latch to each and every scannable latch. The
effect of these extra latches on the propagation delay is
negligible since they are not part in the data path of the EDAC.
After this modification, the cycling and the fault simulation
worked as expected.
During the stuck-at fault simulation, we achieved a 100% fault
coverage with 10 undetectable faults. Three of these undetectable
faults were located within a macrocell (scannable latch LSl) from
LSI Logic and therefore not accessible for modification. The
other 7 faults were located within the decoder in the error
corrector block. After further examination of this circuit we
discovered that the reconvergent part of the decoder could be
simplified. By replacing two NAND gates (each containing one
undetectable fault) in this decoder by inverters, the redundancy
is eliminated. The use of inverters make the two faults
detectable, while the other five faults became detectable once
the redundancy has been eliminated.
After implementing these changes into the logic diagram and into
the fault simulator breadboard .we repeated the stuck-at fault
simulation. By choosing a particular seed for the fault
simulation of the EDAC logic we were able to achieve a 100% fault
coverage with less than 400 cycles.
The fault simulation of the second part (i.e. the scannable
latches) proved to be more difficult because it contains latches.
To eliminate the dependence on the state of the latches, the
circuit has to be initialized before any new cycle is started.
Eight faults were only detectable with a special sequence of test
vectors. Finally, a 100% stuck-at fault coverage was achieved
using only six cycles. The necessary test vectors are listed in a
table on page B-16 of Appendix B.
4.5.4 Stuck-open Fault Simulation
4.5.4.1 Stuck-open Fault Mechanism
r
Besides the classical stuck-at faults, one other important non-
classical fault is an open connection. Open connection failures
in CMOS process may be caused by faulty manufacturing steps (i.e.
overetching, poor contacts, etc) or by electrical stress (i.e.
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electromigration of metal).
A failure due to an open connection that turns a MOS transistor
permanently off is called a stuck-open fault. Since this open
connection behaves like a memory element, a stuck-open fault
converts a combinational circuit into a sequential circuit. A
stuck-open fault can only be detected by a sequence of test
vectors. Depending on the type of a logic gate, the first vector
has to charge or discharge the load capacitance so that a
subsequent test vector can detect this fault,
An example using a 2-input NAND gate is given in the following.
To detect a stuck-open fault at any one of the two parallel PMOS
transistors, .a test vector must set inputs to both PMOS
transistors to "high" to discharge the output load capacitance to
ground. Then, a second test vector has to set inputs to both PMOS
transistors to "low" If a stuck-open fault exists in any one the
PMOS transistors, the output of the NAND gate will remain "low"
as opposed to "high" of a functional NAND gate,
4.5.4.2 Stuck-open Fault Simulation Hardware
The 4000 series CMOS family of chips in the breadboard were
replaced by Spaceborne, Inc.'s proprietary microsimulator chips.
These microsimulator chips are capable of simulating stuck-at,
stuck-open, and bridging faults. The selection of the fault type
is controlled by the control signals FE1 and FE2. For stuck-open
fault simulation, both signals are set to "I" Each fault
simulator chip consists of a 12 stage shift register with the
shift input FDI and the shift output FDO.
The clock input FCL allows shifting within the shift registers.
Each position in this shift register is equivalent to an input or
an output of the gates located on the chip. A "1" at one of these
positions means a fault is being injected at that position. The
shift registers of the different chips are interconnected to form
one shift register chain. To inject a fault at any position in
the shift register chain a "1" is shifted from the input to that
position.
The EDAC circuit is designed with Build-In Self-Test (BIST)
capability. This feature reduces considerably the number of steps
necessary to perform fault simulation. The BIST circuit consists
of two shift register chains, constructed from the input latches
and the output latches respectively, and an exclusive OR gate.
The Exclusive-OR gate and the shift registers form a simplified
Linear Feedback Shift Register (LFSR) which generates the test
pattern.
,The fault simulator breadboard is connected to an IBM PC/AT to
control the fault simulation.
4.5.4.3 Description of the Stuck-open Fault Simulation
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To perform stuck-open fault simulation, we modified the test
program we used for stuck-at fault simulation accordingly. As the
program starts, the EDAC chip is initialized. This ensures that
no faults has been injected. Then a user is asked to choose the
number of cycles for the simulation. To save time, the first pass
should comprise only a small number of cycles (e.g. 10), since in
this pass all detectable faults will be injected. For subsequent
passes, only those faults not yet detected are injected.
First, the initial seed is written to the EDAC. Then, the shift
register formed by the scannable latches is shifted 41 times.
This is equivalent to one cycle. After the required number of
cycles elapses,, the signature which is reflected by the state of
the output latches is read back. This signature is called "good
machine signature" Now the first fault is injected and the seed
is written again. This newly generated signature is then compared
with the good machine signature. In the case of a disagreement,
the particular fault injected has been detected. If both
signatures matches, then the fault was not detected. This process
is then repeated for the next fault.
To ensure a correct simulation, the location of the injected
fault is monitored throughout the test. In the case of the
occurrence of a fault at a wrong location or the detection of
more than one injected faults, the simulation is interrupted and
the obtained results are invalidated.
4.5.4.4 Results of the Stuck-open Fault Simulation
The results of the stuck-open._ault simulation for different
number of cycles is shown in Appendix D, pages D-48 through D-53.
As mentioned in 4.5.4.1, it is necessary to apply a sequence of
test vectors rather than a single vector to detect stuck-open
faults. Since it is less likely for a pseudo random test vector
generator to produce a sequence of test vectors required to
detect stuck-open faults, the fault coverage for stuck-open
faults is expected to be significantly lower than the fault
coverage for stuck-at faults.
To keep the program as simple as possible we used the same
initial conditions used in stuck-at fault simulations for this
stuck-open fault simulation. Compared to the stuck-at fault
coverage, the fault coverage for stuck-open faults is about 4-5%
lower. At 400 cycles, for example, the stuck-open's fault
coverage is only 94.8% compared to stuck-at's fault coverage of
100%. This fault coverage can be improved by simply increasing
the number of cycles or by applying relatively simple
deterministic test patterns. Our engineers were able to show that




The schematic diagram of the silicon breadboard was derived
directly from the schematic diagram of the fault simulator
breadboard. Each cell of the fault simulator breadboard was
replaced by a corresponding cell from the 2-micron standard cell
library supplied by MOSIS. This ensured a functionally correct
logic diagram of the silicon breadboard, since the schematic
diagram of the laboratory prototype has already been verified.
The schematic diagram of the silicon breadboard is provided in
figures 1 through 60 of Appendix E.
5.2 Layout
The placement and routing of the silicon breadboard was performed
on an IBM PS/2 using a layout editor software called L-Edit from
Tanner Research, Inc. The design was manually verified for logic
design correctness, and was design rule checked for layout
violations. Each cells in the standard cell library supplied by
MOSlS was also verified. A standard cell layout approach was
combined with customized cells to optimize the performance of the
design. Analog circuit simulations to estimate the propagation
delay of the critical logic paths were also performed using a
software called PSPICE from MicroSim Corp.
5.2.1 Problems During Layout
Due to the limited memory (maximhm 640 Kbytes of RAM) accessible
by DOS (the operating systems used by L-EDIT) several problems
were encountered during the layout. One immediate constraint is
that the whole EDAC layout must use less than 640 Kbytes of
memory. The solution is a layout technique called "hierarchical
layout" in which a larger design is built from many smaller cells
that can be verified easily. Finally, careful placement and
routing of these cells allow us to circumvent this problem.
5.2.2 Radiation Hardened Design
Following the guidelines for designing radiation hardened
devices, we used only 2- or 3-input NAND gates and 2-input
Exclusive-OR (Exclusive-NOR) gates to implement the EDAC circuit.
Fan-out of logic gates is limited by buffers. Inputs and outputs
of latches are also buffered. Finally, the availability of
inverting outputs of latches enabled us to save area (no need for
,inverters) and reduce the propagation delay.
5.2.3 Power Distribution
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The power distribution internal to the chip was done such as to
sustain large currents that might occur during exposure of the
chip to total dose radiation. Moreover, the drive capabilities of
buffers and drivers were enhanced by connecting up to three of
them in parallel. This was necessary to maintain the performance
level of the chip when operated under total dose radiation.
The power and ground interconnections of the standard cells were
implemented in first layer of metal, while the global power
distribution was ]aid out in an interleaved network of second
level of metal. The power busses of the pad drivers were isolated
from those of logic cells to reduce power and ground noise in the
logic cells.
To minimize power and ground noise in the pad area, as many pins
as possible were allocated for VDD and VSS pads. The lateral
interconnect wiring between the functional cells was routed
almost exclusively in first level metal while the vertical
interconnect wiring was routed almost exclusively in second level
of metal as recommended by MOSIS.
5.3 Layout Verification
After the placement and routing was completed, an independent
verification of this layout was performed by two other engineers.
They inspected the layout manually for open wires and missing
interconnections and employed the design rule checker of L-Edit
to ensure no layout rules was violated. Since the L-Edit design
rule checker had a few restrictions due to memory limitations,
only single hierarchical blocks can be checked. Consequently, we
decided to have a much more comprehensive design rule checking on
the complete layout done at MOSIS.
5.4 Fabrication of the Silicon Breadboards
This layout of the EDAC was submitted for fabrication on August
14, 1989. A checking performed at MOSlS identified four types of
design rule violations at the interfaces between hierarchical
blocks. These mishaps were corrected immediately and the EDAC
design was released for fabrication on September 4, 1989.
5.5 Testing of the Silicon Breadboards
We received ten silicon breadboard chips of the EDAC (Error
Dete_tion and Correction) from MOSlS and tested them. Eight out
of the ten chips passed the test. The quiescent current range of
working chips varied from 0.8 mA to 3.3 mA while the defective
,ones varied from 3.8 mA to 4.7 mA.
5.5.1 Random Test
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In the random test, random data was applied to the EDAC in WRITE
mode and the generated check bits were read back, Then the data
and the corresponding check bits were applied to the EDAC in READ
mode and the output data and the resulting error signals were
compared with the expected values. Every possible single error
and double error was injected into the data applied to the EDAC.
With over 1 million test vectors applied, eight chips passed the
test.
5.5.2 Functional Test
The second test was a comprehensive functional test using a
method called sensitized partitioning. This method enabled us to
test exhaustively each functional block of the EDAC. We applied
an exhaustive set of test vectors to each of the functional
blocks (i.e. check bit generator, error detector, and error
corrector), and compared the response with a set of responses
derived from the specifications of the EDAC. These exhaustive
tests were repeated three times on each chip and no errors were
detected in all eight chips that passed the previous random test.
5.5.3 Built-ln Self-Test
The final testing was done using the BIST feature (Built-In Self-
Test). We applied the initial seed to each of the silicon
prototypes and used 380 clock cycles to generate the signature.
This signature was then compared withthe good machine signature
generated earlier during the stuck-at fault simulation of the
EDAC breadboard. Again, the signature of each of the eight chips
that passed the previous two functional tests was identical to
the good machine signature. The respective signatures of the two
chips that failed in the two functional tests again did not match
the good machine signature. Thus, faulty chips can be screened
out by both functional testing and built-in-self-testing.
5.5.4 Quiescent Current
Finally, the results of quiescent current measurements of each of





































A measurement of the actual propagation delays of the silicon
breadboards showed that the maximum propagation delay is within
the limits of the performance requi.rements. A detailed table of
the measured propagation delays of each of the eight working
chips is provided on page E-65 of Appendix E.
5.6 Summary of EDAC Features
The EDAC circuit consists of 32 bi-directional data pins, 7 bi-
directional check bit pins, 15 input pins, and 3 output pins. The
84 pin package still offers plenty of available pins to be used
as power and ground pins. The complete design consists of 2103
equivalent gates (i.e. 4206 transistor pairs). The estimated
power dissipation is 300 mW. The measured maximum propagation
delay of approximately 76 ns is within the limits of the
performance requirements. The pin configuration and a description
of the pins can be found in Appendix E on page E-62 and pages E-
64 through E-65, respectively.
5.7 Delivery to NASA/JPL
The EDAC chips were delivered to NASA/JPL on November 28, 1989.
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NOTE"
The complete figures, computer programs, and logic diagrams
included in the appendixes (page 25 through page 353) were
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ERROR DETECTION AND CORRECTION UNIT WITH BUILT-IN SELF
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OR: HS4{3T1 NAND: MStOI1 AND: HSIOB1
Nr. loc. AI B1 Z1 1oc. A2 B2 Z2 [oc. A3 B3 13
==================================================================
1 3205 l = 3 3206 1 2 3 3207 1 _ 3
2 3205 5 6 -t 3206 5 6 4 3207 5 5 4
3 3205 [1 15 [6 3206 14 [5 16 3207 [1 15 [5
I 3'305 18 19 [7 3200 18 19 17 3207 18 19 iT
3 3105 i 2 _ :;106 l 2 3 3107 1 _ 3
6 Al()5 5 (; I 3106 5 G I 3107 5 6 t
7 3105 14 15, 16 310fi 1.I 15 16 3107 14 15 15
,Ilfl5 !8 [!I 17 .;II)6 18 [9 [7 3107 18 19 17
9 3005 l = _ 3006 1 '2 3 :)007 1 ." 3
tO 3005 5 f] 1 3006 5 6 I 3007 5 G I
[L 3005 [ 1 [5 L,; 30U6 I L 15 16 3007 1 | If, 16
12 3005 18 19 17 3006 18 19 1T 3007 18 19 17
............................................................... o-_
13 2905 1 2 3 _906 1 2 3 2907 1 2 3
14 2905 5 6 I 2906 5 6 4 2907 5 6 4
15 2905 14 15 16 2906 14 15 16 _907 14 15 1B
16 2905 18 19 17 _906 18 19 17 2907 18 [9 _7
17 2805 I _ 3 2806 I 2 3 2807 1 2 3
18 2805 5 6 4 ",_806 5 6 4 2807 5 6 4
19 2805 14 t5 16 _806 II 15 16 2807 14 15 16
20 2805 18 19 17 2806 18 19 17 2907 18 19 17
..................................................................
21 270_ i Z 3 2706 I Z 3 2707 I 2 3
22 2705 5 6 4 2706 5 6 4 2707 5 6 4
23 2705 14 15 16 2706 14 15 16 2707 14 15 16
24 2705 18 19 17 2706 18 19 17 2707 18 19 L7
25 2605 l =_ 3 2606 1 2 3 2607 1 2 3
26 2605 5 6 4 2606 5 6 4 2607 5 6 4
27 2605 14 15 16 2606 14 15 16 2607 11 15 16
28 2605 18 19 17 2606 18 19 17 2607 18 19 17
29 2505 1 2 3 2506 1 2 3 2507 1 2
30 2505 5 6 I 2506 5 6 4 2507 5 6 4
31 2505 14 15 16 2506 14 15 16 2507 14 15 16
32 2505 18 19 I7 2506 18 19 17 2507 18 19 17
-- 33 2405 L ._ 3 2406 1 2 3 2407 I 2 3
_ - 34 2405 5 6 4 2t06 S 6 4 2407 5 6 4
: --- 35 2405 14 L3 16 2106 14 15 16 2407 14 15 16
36 Z405 18 19 17 2406 18 19 17 Z-lOT 18 19 17
C-63
122
Nr. Ioc. A[ Bl ZI loc. A2 B2 Z2 koc. A3 B3 Z3
._T _305 l ' _ _306 1 2 3 2307 I Z 3
38 2305 5 _; _ 2306 5 6 4 2307 5 [; 4
39 2305 11 15 16 2306 14 15 16 2307 14 15 16
40 _305 18 19 17 2306 18 19 17 2307 18 19 17
11 2205 1 _ 3 2206 1 2 3 2207 1 2 J
t2 2205 5 6 4 '_"
. 06 5 6 4 2207 5 _ 4
43 _'"05 it 1.5 [6 2206 14 15 16 2207 11 1% [_;
_1 2205 1_ [9 [7 2206 18 19 17 2207 18 19 17
15 =105 [ Z 3 2106 i Z 3 2107 t Z 3
If.: 21n5 5 f.; I _t06 5 6 4 _107 5 6 l
-17 2105 1 t T5 16 2106 11 15 16 21( 7 14 15 16
18 _105 IR 19 17 2106 t8 19 17 _107 18 19 17
19 Z04)5 t _ .{ 2_;017 1 2 3 2007 1 2 3
50 2005 : _: I 2006 5 6 ; 2007 5 6 4
5[ 2005 I I 15 i_; 2nOf_ l I 15 16 2007 14 15 1G
52 2005 18 19 17 2006 18 19 17 2007 18 19 iT
53 1905 1 2 3 1906 1 2 3 1907 1 2 3
54 1905 5 6 l 1906 5 6 4 1907 5 6 4
55 1905 14 15 16 1906 14 15 16 1907 14 15 16
56 1905 18 19 17 1906 18 19 17 1907 18 19 17
57 1805 1 2 3 1806 1 2 3 1807 1 2 3
58 1805 5 6 -I 1806 5 6 ; 1807 5 6 4
59 1805 14 15 16 I806 14 15 16 1807 1| I5 16
60 1805 18 19 17 1806 18 19 17 1907 18 19 17
..................................................................
61 1705 1 2 3 1706 1 2 3 1707 1 2 3
62 1705 5 6 I 1706 5 6 4 1707 5 6 4
63 1705 14 15 16 1706 14 15 16 1707 14 15 16
64 1705 18 19 17 1706 18 19 17 1707 18 19 17
..................................................................
65 1605 1 'l 3 1606 I 2 3 1607 I 2 3
66 1605 5 6 4 1606 5 6 4 1607 5 6 4
67 1605 14 15 16 1606 14 15 16 1607 14 15 16
68 1605 18 19 17 1606 18 19 17 1607 18 19 17
69 1505 I 2 3 1506 l 2 3 1507 i 2 3
10 1505 5 6 4 1506 5 6 4 1507 5 6 4
71 1505 14 15 16 1506 14 15 16 1507 14 15 16
72 1505 18 19 17 1506 18 19 17 1507 18 19 17
73 1405 1 2 3 1406 1 2 3 1407 l 2 3
74 1405 5 6 4 1406 5 6 4 1407 5 6 4
75 1405 14 15 16 1406 14 15 16 1407 14 15 If;
76 1405 18 19 17 1406 18 19 17 1407 18 19 17
C-64
123
Nr. [oc. AI BI ZI ioc. A_ B2 Z2 /oc. A3 B3 Z3
77 1305 I i 3 1306 I 2 3 1307 i E 3
78 1305 $ _; ; 1300 5 6 4 1307 5 6
79 1305 14 15 16 1306 14 15 16 1307 14 15 15
80 1305 18 19 IT 1306 18 19 17 1307 18 19 17
..................................................................
81 1205 I 2 3 1206 i 2 3 1207 I 2 3
82 1205 5 _ 4 1206 5 6 4 1207 5 6 4
83 1205 t4 15 16 1206 14 15 16 1207 14 15 16
84 1205 18 19 17 1206 18 19 17 1207 18 19 17
..................................................................
85 1105 i 2 3 1106 i 2 3 II07 I 2 3
86 1105 5 6 1 1106 5 6 4 ii07 5 _ 4
87 1105 14 15 16 1106 14 15 16 1107 14 15 16
88 1105 18 19 17 1106 18 19 17 Ii07 18 19 17
..................................................................
89 1005 1 _ 3 1006 _ 2 3 I007 [ Z 3
90 1005 5 6 I 1005 5 6 4 1007 5 6 4
91 1005 I I 15 16 1006 I | 15 16 1C07 [1 15 16
92 1005 18 19 17 i006 18 19 17 1007 18 19 17
............................................................... .__
93 0905 1 2 J 0906 1 2 3 0907 1 2 3
94 0905 5 6 4 0906 5 6 4 0907 5 6 4
95 0905 14 15 16 0906 14 15 16 0907 14 15 16
96 0905 18 19 17 0906 18 19 17 0907 18 19 17
..................................... . ............................
97 0805 1 2 3 0806 i 2 3 0807 I 2 3
98 0805 5 6 4 0806 5 6 4 0807 5 6 4
99 0805 14 15 16 0806 14 15 16 0807 14 15 16
100 0805 18 19 17 0806 18 19 17 0907 18 19 17
..................................................................
101 0705 i 2 3 0706 I 2 3 0707 I 2 3
102 0705 5 6 4 0706 5 6 4 0707 5 6 4
103 0705 14 15 16 0706 14 15 16 0707 14 15 16
104 0705 18 19 17 0706 18 19 17 0707 18 19 17
105 0605 1 2 3 0606 1 2 3 0607 1 2 3
106 0605 5 6 4 0606 5 6 4 0607 5 6 4
107 0605 14 15 16 0606 14 15 16 0607 14 15 16
108 0605 18 19 17 0606 18 19 17 060? 18 19 17
I09 0505 1 2 3 0506 I 2 3 0507 I 2 3
110 0505 5 6 4 0506 5 6 4 0501 5 6 4
111 0505 14 15 16 0506 14 15 16 0507 14 15 16
112 0505 18 19 17 0506 18 19 17 0507 18 19 17
113 0405 I 2 3 0406 1 2 3 0407 I 2 3
114 0405 5 6 4 0406 5 6 4 0407 5 6 4
115 0405 1.! 15 16 0406 14 15 16 0407 14 15 16
116 0405 18 19 17 0406 18 19 17 0407 18 19 17
C-65
124
Nr, loc. A1 B1 Z[ loc. A2 B2 Z2 lo¢. A3 B3 Z3
117 0305 1 _ 3 0306 1 2 3 0307 1 2 3
118 0305 5 6 _ 0306 5 6 4 0307 5 6
119 0305 14 15 16 0306 14 15 16 0307 14 15 16
120 0305 18 19 17 0306 18 19 17 0307 18 19 17
121 0205 1 _ 3 0206 1 2 3 OZ07 1 2 3
122 0205 5 6 4 0206 5 6 4 0207 5 6 4
123 0205 14 [3 16 0206 14 15 16 0207 14 15 16
124 0205 18 19 17 0206 18 19 17 0207 1B 19 17
125 0105 1 2 3 0106 1 2 3 0107 1 2 3
126 0105 5 G 4 0106 5 6 4 0107 5 6 4
127 0105 14 15 16 0106 14 15 16 0107 14 15 16
128 0105 18 1_ 17 0106 18 19 17 0107 18 19 17
..................................................................
129 0109 1 : 3 0509 1 2 3 0309 1 2 3
130 0109 5 G 4 0509 5 6 4 0309 5 6 4
131 0109 I | 15 16 0509 14 15 16 030g 14 15 1_;
132 0109 !8 19 17 0509 18 19 17 0309 18 19 17
..................................................................
133 0209 1 2 3 0609 1 2 3 0409 1 2 3
134 0209 5 6 l 0609 5 6 4 0409 5 6 4
C-66
125
Position of the E_:c[llSl%-Nl?}_ gate
OR: _1S4071 NAND HS4011 NAND: HS40[1
Nr. foe. AI BI YI foe. A2 B2 Y2 loc. a3 B3 Ya
==================================================================































Position of the Scal_nabic Latches:
NAND MS4()II INV: T4HC540 LATCH: 74HCT5
Nr. ioc. toc. A1 ZI A2 Z2 foe. CLK D Q qB
=================================================================
1 3201 3201 2 18 3 17 3202 13 2 16 1
2 3104 3201 4 16 5 15 3102 13 2 16 i
3 3004 3101 2 I_ 3 17 3002 13 2 16 I
1 2904 _;I01 l 16 5 15 2902 13 2 16 1
.-, Z_()I ._qlO I _ [R 3 17 2802 13 2 16 I
_; 2T()l _;)(_I I 16 5 15 2702 13 2 I(_ l
7 260,t 2901 Z [8 3 17 2602 £3 2 16 I
R 2501 _90l I 16 5 15 2502 13 2 16 £
.................................................................
9 2404 2801 2 18 3 17 2402 13 2 16 I
iO 2304 2801 4 16 5 15 2302 13 2 16 1
ii 2204 2701 2 18 3 17 2202 13 2 16 1
12 2i04 2701 -I 16 5 15 2102 13 2 16 i
.................................... . ............................
13 2004 2601 2 18 3 17 2002 13 2 16 1
14 1904 260l 4 16 5 15 1902 13 2 16 I
15 1804 2501 2 18 3 17 1802 13 2 16 1
16 1704 2501 4 16 5 15 1702 13 2 16 1
.................................... . ............................
17 1604 2401 2 18 3 17 1602 13 2 16
18 1504 2401 4 16 5 15 1502 13 2 16 i
19 1404 2301 2 18 3 17 1402 13 2 16 I
20 1304 2301 4 16 5 15 1302 13 2 16 1
21 1204 2201 2 16 3 17 1202 13 2 16 1
22 1104 2201 1 16 5 15 1102 13 2 16 1
23 1004 2101 2 18 3 17 1002 13 2 16 1
24 0904 2101 4 16 5 15 0902 13 2 16 I
.................................................................
25 0804 2001 2 18 3 17 0802 13 2 18 1
26 0704 2001 4 16 5 15 0702 13 2 16 1
27 0604 1901 2 18 3 17 0602 13 2 16 i
28 0504 1901 4 16 5 15 0502 13 2 16 I
29 0404 1801 2 18 3 17 0402 13 2 16 I
30 0304 1801 4 16 5 15 0302 13 2 16 i
31 0204 1701 2 18 3 17 0202 13 2 16 I
32 0104 1701 4 16 5 15 0102 13 2 16 I
33 3203 3201 6 14 7 13 3202 4 6 I0 II
34 3103 3201 8 12 9 11 3102 4 6 10 11
._ 35 3003 3101 6 14 7 13 3002 4 6 I0 11
36 2903 3101 8 12 9 11 2902 ! 6 10 11
C-69
128
_r. loc. Loc. kt Zt A2 Z2 Loc, CLK D Q QB
=================================================================
37 _803 _00i [; 14 7 13 2802 4 6 I0 1[
38 2703 3001 _ 12 9 11 2702 4 6 10 11
39 2603 2901 6 14 7 13 2602 4 6 10 11
40 2503 2901 8 12 9 11 2502 4 6 10 11
41 2403 280l 6 14 7 13 2402 4 6 10 11
42 2303 2801 8 12 9 11 2302 4 6 10 11
-13 2203 _TO1 _ 14 7 13 2202 4 6 10 11
14 2103 ZTql 8 12 9 11 2102 _ _{ 10 11
.................................................................
45 20o:1 _F;_)L (; 14 T 13 2002 4 ,$ tO II
46 1903 _;(_t 8 t_ 9 II tgt_z l 5 10 II
tT _8£13 _S(][ 6 [4 7 13 [802 4 fJ [0 11
18 1703 2501 8 12 9 11 1702 ; 6 10 11
.................................................................
-19 1603 2|01 6 14 7 13 1602 4 6 i0 11
50 1503 210t 8 12 9 11 1502 4 6 10 I1
51 1403 2:_01 _ 1-1 7 13 1,I02 4 6 10 11
52 1303 _30t 8 12 9 11 1302 4 6 10 11
53 1203 2201 6 14 7 13 1202 4 6 10 11
54 1103 2201 8 [2 9 11 i102 4 6 10 11
55 1003 2101 6 14 7 13 1002 4 6 10 11
56 0903 2101 8 12 9 11 0902 4 6 10 11
~
57 0803 2001 6 14 7 13 0802 4 6 10 11
58 0703 2001 8 12 9 11 0702 4 6 £0 11
59 0603 1901 6 14 7 13 0602 4 6 10 11
60 0503 1901 8 12 9 11 0502 4 6 10 11
61 0403 1801 6 14 7 13 0402 4 6 10 11
62 0303 1801 8 12 9 11 0302 4 6 10 11
63 0203 [701 6 14 7 13 0202 4 6 10 [1
64 0103 1701 8 12 9 11 0102 4 6 10 11
65 3208 2009 2 18 3 17 2909 13 2 16 1
66 3008 _009 4 16 5 15 2809 13 2 16 1
67 2808 1909 2 18 3 17 2709 13 2 16 1
68 2608 [909 4 16 5 15 2609 13 2 i6 1
69 2408 1809 2 18 3 17 2509 i3 Z 16 l
70 2208 1809 4 16 5 15 2409 13 2 16 1
71 2008 1709 2 18 3 17 2309 13 2 [6 1
72 3108 1709 4 16 5 15 2909 4 6 10 11
73 2908 2009 6 14 7 13 2809 4 6 10 11
74 2708 2009 8 12 9 11 2709 4 6 10 11
75 2508 [909 6 14 7 13 2609 4 6 10 11
76 2308 1909 8 12 9 11 2509 4 6 10 11
C-70
129
Nr. ioc. loc. '_1 Z[ A2 Z2 Loc. CLK D Q _B
=================================================================
_7 2108 1809 _ 14 7 [3 2409 4 6 I0 ii
78 1908 I_09 8 IZ 9 II 2309 4 6 i0 ii
TO 1808 1709 6 14 T 13 2209 13 '2 16 i
80 1708 1709 8 12 9 II 2209 4 6 i0 Ii
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EDAC - Error Detection and Correction Unit

















Test completed successfully! No Errors detected!
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EDAC - Error Oetection and Correction Unit
Testing for: No Single Errors
Byte 3 Byte 2 Byte 1 Byte O
a8 56 38 10 _ata




1006725 vectors 0 discreDancies
FI-Start F4-Single F5-Oouble F9-Stop FlO-Exit
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ERROR DETECTION AND CORRECTION UNIT WITH BUILT-IN SELF






































Thane fault-enable pins onlect
one of the four poeeiblo feult-
Stmulatlou medea 88 8hov_ In
Table I.
1"he lock Lnput (TCL) sad date
Lnput (FOX) to the 12-b1¢ shift
resister ere used to ehif¢ Lo
dati on the r_etn 8 odee of the
¢1ock (FCL). The output of the
ehift ree_ster appears at YDO.
Bridein8 emtlmC.
Each amid Site vttb Inputs Xi, Yi mid output
ZL Xs cmmeeted to throe ehLtt re81ater 1etches
(elL°e) fran the 12-bit eMft reJiater u fo12wez
SRLI, SIU.2, $1L3 ere co.netted co Gaze L
SRLa, SRLS, SRtA ere connected to Gate 2
SALT. SILA, SlL9 ere connected to GOre 3
SIL|O, SIL11. SIL|2 ere connected co Gate
The content Of the SIQ.oo and the simulation
Bode deterulne vhlch fsult and vhat tyIHI of fault




























This CNOS late|rated circuit Is used to perfo_'n
fault aLmullcion. Zt hal four modes of operation
_lch are detorllned by the labia values applied at
Inputs V_I and n2 (Table I). In one lode of
oporltlon, called Good hchln• (FII - Fll - 0),
the lnlelreCed circuit Is functionally edulvalent
to the Iedualry standard OlOI loll qued 2-Input
KA._D at Inputs XI and YI. end outputa ZL. Addl-
tlonell.v, the folio value appoltlnl at ZI ca, be
• de oh•old•hie al It If 8n "1" lo •hilled Into
SILl vhll• the rillllnl IIU.'• era 111 "0'%
Slnllarly, Z2 or Z3 or.It eve observable at II If
J '°I°° 11 shifted In lll_ or IlI.7 or $ILIO.
rtapocll_lly. Mole ll_l ely one oulpul II can bo
modl obellWobll II II at one Ill (Table 2).
_othlr Nod• el ogorlllOl. •lllld lIuck-el
(YEI - O. Fll - I). ll_Iblll the In_l¢Ilon of
slack-st fmull• el lh• l_mlNll _ outpula If. il
end el. Xf abe lll.'o arl I_I "0", lllhoulh abe
uachlno 11 In llUCi-ll nod•. no fault• •re beln I
labelled, ly lhllllq • "I" lnlo abe flrel SIL of
lay #e o_ IINI l_llll, a llud-elo_Nlo oli II 11
betq LaBelled. I el" In lhe _oud SIt of a I_ll
InJeel8 • ellllboall at YI aid • "I x in the
third _ of • plo tl_orl• I iIuckoac-olw it lI.
A •luckoel_ el _ I_l ol • pie fercoo the
l_qNJ¢ co "I" l_eml am the loll© value
ipplled le IIMII II_l. h 11 oulpul 1o floaclnl
In the BLeach-el undo Cloblo 3).
_" Tel smellier •ode of eq_reItmt, called Jrldlln l
- _ - 1, IrlD - O) 1• used te eta•lace aherl-
CirCUit (lulls batveen the o_tputs of may _to Boles
In the aocvorb. When ml1 SILL's ere "ON the chip.In
fault free. Jy ehlflln8 a '*1" In the first nL of
I Site, lbo InlNt el that Ilia _a mode obaorvablo
at Ill. If I "l" L• shifted In the SOloed IlL of l"
SILO. thO_ I at•ok-at-lira it the o_Ipvl of lhal
lace Sa lllJl_tod &lid I "1" 1o the third IlL of 8
poe Inl_ls a •luckoscocme oc the output (Table 4).
Still lnOlJlar Iodl Of oporat|on, celled Stuck-
ogea {/111 - /12 - l), enable• the tnJootloa of
acuck-open faults. Thee• type• of faults dlacon-
nell the source or drain of the IranllllOrl_ per-
for•In I lho JlAIID funotion from YgO or VII. IS
etuck-op4m dlocmmecte the VDO from the p lranols-
tar •hose Bale 48 connected lo Ill this Is boles
aocaaglIshed by sblfltnl a "l" unly Is lhe first
of • 81l•. ShIfttn 8 • "1" In the second SILl.
of pie rill IaJorl YI alack-aiM•, vhlch uein_
thal the p Iromolslor vhouo sale 18 c_ctod Io
YI Im all•acted Ira ITO. liar•over, •hi|tUB •
"1 u Ln the third I1_ of • pie, ZI 8luck-o_ens I•
LnJenledl this feull d£•eenmocts bach notrunot_Jtor8
from VII _rob_e S).
II 1| VOlrth anita8 thai a chip lull el•eye be
pcn_ored up rich /111 - lr111 " I folloved by 8
sequence llull ol_lr• the shift _•l_•Ior$ sc learnt
12 "0 _ asset he lulled In. Moreover, _ slau-
leIInB uull£ple slunk-el or eluck-_gun realeS, do
not p_l abe chip In either Good Naabine or Irtdl-
LOB mod_l ba_.auoe u_re lha_ o_e lace e_ he
enabled aim•Ill•easily am abe B ll_ut, th'_l.







Tnh|¢, I Hode_ Of op¢,r,_tlon
Fit F£2 Fault simulation @,ode




SRLi SRL2 SRL3 Fault injected
0 0 0 _o fault Injected
I 0 0 Gate output Zl mppamr8 it pin R_
0 l 0 No fault Injected
0 0 1 He fault injected
Table 3 Stuck-at lode (7£1 - O, FEZ • I)
SRI.I SRL2 5RL3 _tuck-mt fault injected
0 0 O _o fault injected
1 0 - O Stuck-at-one on Input XI
0 ] 0 Stuck-at-one on input ¥1
0 O | Stuck-at-one Off OUtput Zl
Table t Ir|dlin! mode (YKI - 1, YU = O)





No fault Is Injected
_Jte output Z| lpptlr8 It p&n JR
O_tput Z| ta stuck-it-lifO
OutPUt Zl is stuck-at-cmo
Table $ Stuckeopen node (!_1 = t, TI_ - 1)





0 He £ault is injected
0 Xl Stuck-ope_ (p-trmLstot vhosa
I_te _s connected to Input Xl LI
dloconnocted framVDD)
0 Tl Stuck-ogno (p-ttonatstor rhone
8ate is emmoetod to tnl_ut YI is
dLocoaaectod f:oe VDD)
I Z Stuck-open (n-trlmststor8 ire
d£mcmmocted fr_ VSS)
Table 6 _ltchin I characteristics
Output Typ_c81
rmrmmeter nm Laid Value
PropaJltion
delay fr_ Xi 50 pr _00 nsee
or Yl to Zi
PyoPaao[ Ion
delay fr_ 100O pP 800 nsoc
Zl to Sit
_x. clock at KL 500 Kill










_1, Xl, YI Cite | inputs
Z] GaLe I output
_2. X2, ¥2 GeCo 2 inputs
Z2 Cdlte 2 output
_3, X3, Y3 Gate 3 Inputs
z3 _to 3 Outlet
lrz_, _ TIttle fivlt-et_Ible ptnI select
0_8 Of the fC_t poaaLblo fault°
eluulatton codes as ahotm £n
Table l,
TCL, FDI, 11)O The clock input (FCL) 4md dets
lnlmt (i_I) to the 12-bit alcott
resister ere used to eh£ft tn
data ms the ttetn| edp of the
clock (FCL). The output of the
sl_Lft resister cppoors st Y_O.
|1 ittdl_n| output
F_ch CI Iics tr_th inputs US, XI, Yl Imd output
te Is ¢oumeetid to |owr sh£t¢ tslistot latches
(SIL's) from the 12-btt ehLft resister as follmes:
t
SRL], SRL2, SRL3, SRI._ ire connected ¢0 Gate I
SILO, SRL6, SIL?, SIIL8 ire connected ¢o Cats 2
SRLg, SILl0, S/LLII, SIU.I2 ate connected to _lte 3
The content of the SIL*I and the fault elIUla-
¢ton node dccerItno vhlch fault end vtuit type of




























FIIN(,_rH_IAI, IflAK:[,: III Ai;XAH
POO(131
Descrlpt|on
T_L8 Q40S lntosrated circuit le used to perfo:l
fou_c slmu2atloa. Zt has four nodes of operetLn
vhlch are dotor_lLnod by the 1o1_c values ipplLed 8t
inputs FBI end FU (Table I). Zn one node of opor-
otlcm. Ulled Good l_chlne (/111 - 1r112 - 0), the
Lntelratod circuit 18 fLmctLonaS2y equlvelent to
the lndusti"y standard CN08 4023 ttipSe 3-input
NA._. Addltio_llly, the 1aBle velue eppenrln| et
ZI can be made observable It BB If i "1" Is shifted
Lnco SiLl vh_Llo the temsLnln 8 SIL'O ate eSS "0".
51nLSorSy. Z2 or Z3 ob4olrvobSo it Sit tf • *'1" Is
shifted Ln Sm.5 or SIU.9, reepoctive2y. Note that
only sac output c4m b• made obsorvebSe 81 It ot one
clue (Table 2).
Anotl_r |Jade of siltation, calZed Stuck-at
(7B1 = O, _ - I), enabl.es the LaJeccine of stuck*
at faults st the lnputan aid outPUts HI, Xi. YI, 4md
Zl. Zf the SIL'u ore o_ "0", aSchou8 h the Ich_ne
is In Stuckoot uods, no faulu ors bole 8 injected.
By shlftiu 8 • 010 into the first SRL of soy one of
the Sites, 8 stuck-scoot no I/1 is hein 8 injected.
& NI" II the uceeld IlL of • 8sis 1sisera I stuck-
at-ome at Xl i 8 "1" tn the third SRL st • 8Jte
_.uJooco a stuck-of-am, at 3ft. J4or_orj • ,in 18
the fowrtb SI_ L_OCto • •tuck-ot-_ 81 Z$. A
Jt_l_ot_ at U l_t of 8 llato forces the l_t
to "l" £ndelmmde_ no the Xusie vaXuc •ppXied to
• _ input, h sm oucINt Is fSnotlu 8 In the
Seotkoot -*do arable 3).
Tot _ther mode of agerotiol, coSSed Bridiinj
f/K1 - I. _ - 0), W used Co eimuloto short-
circuit feuStl b•tvoon the output8 of any _ Betel
In the net_rk, b_en e12 SNL*I ItS '00" the chip le
fault free. BY sh_ftiu8 • "1" In the first SRL of
• _tto, the Input of that S_to is node observoblo
CC OR. Sf 8 _1 _ 1• shifted In the oeeaed S|L of
pie, then • etuekoi¢otOro mt the o_tp_t of thet
8_tO tS injected sad • "_ in the third SIL of
• ILato lnJoctl a stack-of-one it the output
(TobS• 4).
Sills another uod• of operation, c8_ed Stuck-
ope_ (_I - _ - i). en&bSco the inJecc/o_ of
etu©k-ol_ml fouSco. These types of fo_tn dl•con-
nocc th• IK)urc• ot drntn of the trooli•tor8 p•t o
ferule B the OR fuuctioe fins V00 st VSS. For
enomplo. V£ stuck-opec diocmmoct• VDD from the
p-tr_ml$ltor vhouo 881• 1• cNcted to V$; th_l
JJ bole 8 4oeomp_lshed by chiffon B • '*1 _ ouSy tn
the flr•t SRL of a 8_to* Normovor, mhtfcio8 •
"_" in the fourth _L of • 88co, _i otuck-opeu
_8 tuJectedl tt_lL8 fiuSt dlecmmect• oil throe
u-trm•£stor8 tram VSS (Table $).
St io vetch Nr._LI I that • cup must slvoyo
he..-.'-'che,"
12 _0" uu_t he |kilted is. Horeovor, vhms aLma-
Satin| It.l|ip_o stuck-st or •tuck-olel fJuSt|, do
not p_c the cup In either Good 14_ehlno or lrid|ln S
aerie• _u_e u_ro Cha8 noc pC• ua be en6blod
einoltm_eovely n the ms line, thus, lncreoelo8




Table ] Hades of opuratlon
FEI FE2 Fsul¢ s_uletlon mode
0 0 Good sBchlne (fsul¢ free ¢ircuLt)
0 t Stuck-at
t 0 irldl:Ln I
1 1 Stuck-open
Tsb2e 3 St_:k°at mode (YEt o 0, F£2 e I)
SRLI SRL2 SRL3 SIU.4 Stuck-at fault injected
0 0 0 0 No fault injected
1 0 0 0 Stuck-st*one input W1
0 L 0 0 Stuck-it-one input Xl •
0 0 1 0 Scuck*st-o_e input ¥1
0 0 0 | Stuck-it-one et output Zl
Table 5 Stuck-open Bode (IRE1 * I, FE2 • I)






0 No fault Ls injected
0 Vl Stuck-ollam (p-transistor
vhouc pie is caunected ¢o
input Xl ts dtscmmeeted
t,om%o)
0 Xl ltuck-oINm (p-transistor
vboeo 8ate La connected to
input XI is d/scmmeetad
fram¥_O)
0 TI Scuck-olNm (IPcteucisCor
88ta L8 cmmeet_l to
Inlmt YI ts diocomectod
trmv m)
i Z ltuck-CqMm (ootrlmstetots
ate dl_mmectod from Vs$)
Table 2 Good ._lchine 8_de (FEI, * 0. r[2 - 0)
SRL! SlL2 SRL3 SILL6 Fault _Jectod
0 0 0 0 No fault injected
l 0 0 0 Gate output Z| appears eL
pJ,,n IN
0 1 0 0 NO fault _nJoccad
0 0 | 0 No fault _Jectad
0 0 0 l No fault _nJected
Table 4 $rld8tn$ node" (FZl , 1, FE2 e 0)
SRL! SRL2 SlL3 SIUA |rtd8Ln8 fault
0 0 0 0 No fault Is Lm|gCti
1 0 0 0 _ta output Zl appear| st
pin lilt
0 1 0 O Output Z| JJ stuck-at-
ucre
0 0 l 0 Our, put Zl <- stuck-st-
Table 6 SvttchJJs 8 ¢heteetatWctcs
Output 1_leal
Psrmtet am _ Vsluc
PrONllStlml deZay tram
Xi or TL to Zi S0 pF 400 uee
PrO_ltatJam delay frmJ ,"
Zl to II _)00 pF IO0 .,-_
Hint. el.oak st /¢1, 500 IdLe










ZI, YI Gate I tnpute
Z1 Gate I output
X2, Y2 Gate 2 Lnputl
Z2 Gate | Output
X30 Y3 Gate 3 lnput8
Z3 Gate 3 output
X4, Yt Gate 4 tapers
Zt Gate 4+ output
FZI. Fn These fault--enable pins select
oue o! the four possible feult-
e_Lmulet£am medea me shmm Ln
Table 1.
FCL, FDI, FDO The clock Lnlmt (YC2.) and detl
input (TDI) to the 12-bit ehLft
rabbiter, al"qJ ruled to 8hlft :Ln
date on the T/gin S edle of the
cloak (Ira,). The output of the
ohift re84-ter appeere at FDO.
lit Irtdlrln 80_t put
EaCh C8 prdJ _LIb i_te Xi, Y/ and output
is e_mlmeted to three 8hift re|ieteT latches
,+(Jm,*e) fm the 12-b£t olLtft rel_eter as follovl:
5RLI. SRL2, SIL3 ere connected to Gate 1
SRL6. SIU.3° SRLi ere connected to C.ote 2
SRL7. SR1J, SRL9 ere connected to Gate 3
SRLIO, SI_II, S|LI2 ere eoeeected to G4te 6
_'he ecmtlmt Of the SIdle and the e_Lmalet/cm
















































This CHOS tntSllratad circuit Is used to patfoni
Lrlult ZllDul&t:Lot_. Zt has four lade• af operation
uhLch at• detomioud by th• 108tc values applied
st lal)Uta ]VII iml FE2 (Table 1). Zn on• wxia of
• per•tie•, tilled Good Ha•hi•• (1_1 - 1r_2 - 0),
th• l•telWSted circuit ix functionally equivalanc
to the Industry standard CHOS 6071 quid 2-1•put OIL.
Additionally. tha lost• value •pp•irln8 it Zl can
be m-d• obaatvibl• at Sit 1| a• "1" la shifted into
SRL! vhile th• renal•inS SRL'a 8r• •11 "0". Siuw
llarly, Z2'at Z3 •r ZA mr• abanrvibl• it H tf a
"l" 18 shifted L• Sl1.6 or SRL7 or nLlO, respec-
tively. Mat• that oul)' •me output Zl ca• be made
obs•rv•bl• •t 88 It ou• tim (Tibia 2),
An•that Qod• •f spiritism, a•ll•d Stunk-at
(F3_1 o O. FE2 - |). rubles the 4_Jecciom •f
at•cheat fault• at th• in,It• /_d outlmta El. Yt
and Zt. tf the SEL'• ate _11 "0". 8lthcmjh the
machin• In In Stuck-at mad•, no fin]Its •r• bel•8
injected. By 8hiftl•8 • "1" Jar• the first SItL •f
• •y me •f tim Bates, • stuck-stoners oa Xi is
heln 8 injected. A "1" is the oecemd SILL of • sate
injects • ore•k-It-loire it Yi _d • "|" l• the
third SIG, of • pie inject• e stuck-st-one at Zi.
A st_k-ss-set'e at a JJqmt of • sate forces the
tat tO "0 m ladepemhmt m the Io81c value
• jqp_t tO tkat _Pqot. T_N Sit OItpUt in flaetln S
• "18 tJm Stuelr_t M (Table 3).
T•¢ xlletllN_ _ ot mrtttoa, c•11e4 IrldJtn 8
. _ m I, YI_ e O) In us•d tO •/Jim•die ahort-
IJgm_t fmslU betveqm the outINtS of any
tscse l• the •etvork. _,_o• 811 SIL'o are "0" the
chip 18 fault free. By shlftln8 i "1" l• the
first SRL of 8 Sate. the _•puc of that Sate 18
uade obi•t'_abll it BR. ;f • "|" Is shifted In the
sa¢ofld SltL of • Bats, the• • stuck-st-zero at tha
output af that sate in injected and 8 "l" l• the
third SItL of • sara In, eats s styx:h-at-one at the
output (Table t).
Still luther 8ode of o_•rscims. ••laid Stuck-
open (7111 - _ - 1). emsbl•s the tnJectLem of
stuck-open faults. These t_Te• Of fault• discos-
neat the sourca ov drain of the trotsOlatOlr8 per-
foal•8 the (Nt function frms V_O car VSS. Xi stuck-
open disconnects the VSS fr_ th• • transistor
rheas sate 18 aoms6ctod to XI; this in beial
accomplished b7 ahlftd•8 • .1. o_ly la the first
SIL afm Sara. llllftl• S • "1" I_s tha second IlL
of lltl vlll i•JlCt II lluck-_l, v_lah Iml ns
thal tha• tlrlllllLltlT_d41011 lltl II COlllllalld 10
YIII dlscon••cted Iron VII. Noria_elr, sh£lll•l
I "1" 1• the third SRL Of I prO, II stuck-ogea 10
iaJectedl th_J fmkit dt•cmmeetS both p-traas_olota
fras YDD (Table $).
Ill 10 v_rth nat£1qJ that • chip must siva]f• be
powered up rich Irll - 1,12 - I _olloued by •
sequence that •lasts the •hift'tel_oter; at least
L2 "0" use he ohlftN in. Hotsov•r, vhen e_am-
1atLaS oultlplo stuck-at at stuck-spire faults, do
not put the c.hip In •tibet Gee4 Iktchlae at lrtdlt•l
• eden because •ore tha_ cme Bate c_m be emabled
eimuitanommiy an lha II 1_. chml, Imllrlmmt•S






Tnh|_ 1 Hndes of aporotL_n
F[] FE2 Fsult elmalscton node
0 0 Cood nachLne (fault free cLrcuLC)
0 1 Stuck-st
] 0 lrLdsln S
| | Stuck-open
Tab]_ 2 Cord machine and_ (FEJ . O, F[2 " O)
SRL! SRL2 SRL3 Fault Injected
0 0 0 Ha fault Injected
1 0 0 Gate output Zl Jppeere at pin SK
0 1 0 No foul_ Injected
0 0 1 We fault _nJeccsd
Tsble 3 Stuck-st uode (FEI - 0. F[2 = 1)
SRLI SRL2 SRL3 Stuck-st fault /ejected
0 0 0 No fault LnJected
] 0 " O Stuck-a_-zero on gnpuC Xl
0 | 0 Stuck-st-anTS on _nput Y|
0 0 1 Stuck-at-one on outPUt ZI
Table 4 Iridstn8 mode (IrEl - 1, _ e O)
SRL1 SELl SRL3 IrtdiLn| fault
0 0 0 Ko fsult 1, lnJected
i 0 0 G4te output Zl sppeers it pin SR
0 l 0 Output Zl LS stuck-st-zero
0 0 | Outl:mt Zl is stuck-at-one
i
Table 5 Stuck-o_en mode (ell - t. rE2 - i)





0 Mo fault tO Ln]eeted
0 Xl Stuck-opem (n-tTens_stor vho_t
IUnto Ls comnocted to _nput Xl In
dlecouuected fram V$$)
0 TI Stuck-opec (n-trcnstotor vhosc
i_te L8 ¢_ected to lnl_[ Yl Le
dLoommeetod fr_ VSS)
1 Z Stuck-opeu (p-transistors ore
dl_mmeoced fran VDD)
Table 6 Svitchin$ characteristics
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Xl. YI Gate 1 Lnputs
Z] Gate I o_tpo¢
X2, ¥2 Gate 2 inputs
Z2 Gate 2 output
X3, Y3 Gate ] /.nputa
Z3 Gar.a ] o_ltput
X&, Yt Gate 4 :l.nputa
7.A Gate db otltput
1_1, /_2 These fsult-euble pins select
one of the tour ponslble faul¢-
slmalatioa modes as shorn In
Table 1,
FCL, FDI, 1_O The clo_k input (]fC_) sad data
Lelmt (TO][) to the 12-btt shirt
Tlllltllr Ill UINMI tO lMft
data cm the lrtainll edp of the
clock (IP_). The (RItlMIt Of the
SM|t te|_stet mrs it FDO.
BE lddli q matlmt
All pte trick £mts Xi, Yt _ Output
Lt 10 _tml te three ell_ft te84,Dtet latches
(IlL's) ft _m _ |2-b£t shift telLstet is tellers:
SILl, ' SRL2, SILL3 are connected to Gate 1
. SRLa, SRLS, SILI_ are connected to Gate 2
SRL7, SRLI, SILL9 are connected to Gate $
SRLI0, SILLII, SILL 12 are conneoted Lo Gate t
ccmten¢ Of the SRL'e end the ein_letinm

























to- to-,o,Xl 1 |All 1 3 ZI GATI[ 2 4 Z2
















This C_4DS lnteSretsd circuit Is used to peel•re
fault e£u_lacimt. Lt has fo_r nodes of opetetton
vhich are determined by the 2o|£¢ vsluss applied st
inputs 7EI end rE2 (Table 1). Zn one node of oper-
ation, celled Good Kechl_o (FEI - FF_ - 0), the
lntssrscod circuit ie functicmslIy equlvslenc to
the lnduetl_r 8csndJrd C)40S .0|1 q_ad 2-input AriD.
Additionally, the lnli¢ vslue sppsstin| at Z! can
be sads obeet_sbJe st B| tf • "1" is shifted into
SRL! vhilo She reswLnins l_'s ire ell "0". SSu|-
larly, Z2 or Z3 or Z& ere ebes_sble •t BE if s "1"
ia shifted in SI1_ st 51L7 or SILl0, respectively.
_oto that cmIy one ouc_ Zl sen be smde observable
st JR et one ti*_ (TIblo 2).
Anoth•_ mode of •potation, ¢•_led Stuck-st
(FE! - O, f_ - l), enables she in•eerie• of
stuck-st feulte at the I_pute end outputs Xi, Yl
and Zi, If :he SIL*s ere •11 *'0'*, slCh_Sh :be
u_chtne _J tu Stuck-st mede, •o faults ere bei_8
injected. J7 8h_t4q s "1 n late She first SRL of
suy one of the &a(cu, • stuck-st-see e_ Xl te
bein8 tnJeetof. A "1" _ the eecwd RL of • Kate
injects • etuek-etooIMt st Yt •1MS • _|_ in the
third SRL of a 8ate injects • otuekoSC-ssr• st ZL.
A stuekqt-_m m 8e g input of • lace forces the
_qNI tA 010 •wilbur oa the lqi© veins
• _ed Is thai 18pJI. The Sit output Is floatin8
_'_ b Jt_Jekqt mode (T_bls 3).
Yet asetJ_r u_de of spot&ties, cillod JridJin8
• _ e 1, _ - O) is used to elmlste sheet-
etn_t feulu kecve_ she e_cp_te of any eve
Seres in the network. 1then ell SRL'e ere "0" the
chip is feult free. Iv thirties • "I" in the first
SRL of a Sate, the input of that Sets is node
obssrvsbls st JR. Zf a "1 _ 18 sh_Fted in the
second SRL of • J_co, tho_ • stuck-sc-m_e st the
output of th_t pc• is injected swd • "l" in the
third ell of s 8_to ls_eete • et_kost-ssrn 8c ths
_tp_t. (Tsbis 6).
Sti_l another 8odn of o_nra_ino, celled Stuck*
o_en (TEl * _ - l), e_blee the inJeccio_ Of
stuck-crpen feulte. These CYl_O of faults discon-
nect the source st drnin of the crsnsistots pst-
forn£n| _be AND fu_scicm from VDD or VSS. Xi
etuck-ope_ dieeoene_ts the _0 ft_ _he p CtSns_e*
cot _ee &ate Is s_et_d _o X_; th_s is betas
accomplished by shift•n8 • '*1" _y /_l the first
S_L of • Sacs. SI_fc_8 • _10 is the Honed _ of
sate vll$ £nJee_ Tl etuck-ap_, ,hick m ch_t
she • _rm_eletm" _d_ooe |sis 4* cm_octof co Yi ie
diseo_ooeted from 15)0. Horeov_r, 8hift£q • "l"
in ,'he tbird _ of s SeCt, Z_ s_uck-epm is
£_Joetod! this fsult dies•eaters both n-trsneletors
f:ea YeS _oblo 5).
%e in voyth noCin8 _hst e chip uuse 81vi.vs b•
poe•red up rich nl - _ - I l_,tlmeod by s
eequnoee thor clears the shill'resist•r; et le_st
12 "ON SUSt be shifted f_n. Noreever, vheu 8_mu-
letle8 ultlpl* le_h-e_ or etuek-ege8 foults, do
Mt put _s @_p in olchef _ _e_4_@ _ |tidies
mod_ hesm_e 8_0 tlum mo Kaeo emt be nonbl_
elnolLnomsly on the Da li_, thvo. inoreaein I





Table ] Hades of operattnn
FIt F£2 Fault sin_lat_on mode
0 0 Good n, lchloe (tault free circuit)
0 ! Stuck-at
I 0 Srldsln 8
! 1 Stuckoopan
Teb]e 2 Good lath|na mode (FEI * O. F[2 * Ot
SRL] SRL2 SRL3 Flu1| injected
0 0 0 Ko fault Injected
I 0 0 Gate OUtput Z| eppelrl at pin SK
0 ] 0 No fault t.Jetted
0 0 ] NO fault injected
Table 3 Stuck*st mode (FE1 - O, FE2 * 1)
SRLi SRL2 SRL3 Stuck-at [ault injected
O 0 O _O fault injected
1 O * O Stuek-et-oaa on input X|
O L 0 Stuck-at-one on Input YI
O 0 I Stuck-at-laTe on output ZI
Table _ |tidslnS mode (TEl - t, 7E2 • O)





0 NO fault Is injected
0 Gate output Z| appears it pin JR
0 Output Z| le stuck-st-auG
| Output Z| ls couch*st-sore
Table $ Stuek_opcm aode (7_1 - 1. FI2 - 1)





O No fault Le Injected
0 Xl Stuck_lge_ (p-ttlneLitor vhoie
8ate t0 ¢cm_ctod to input Xl le
dlocmmeeted |ton rOD)
0 Tl JtKk-opell (potlraltllltor vhoee
Sate Le eocmeetod to %nput YI Le
diocoomncted from Vgo)
1 Z Stvek-oINm (no|i'm:Locate eve
dLscmmected frm VSS )
Table b Svitthin$ chaticter|ltice
Output Tyl)lcal
rermter neae Load Value
PtoPasattoa
da|ey ftau Xi
at Yl to Zl
$0 p7 400 neec
Prol)aSat 1o¢_
delay from IOQO pP 800 nice
Zl to Im
Has. clock st" YC/. - SOO eels
inlet capacitance S pF
D-37
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EDAC Fault $imulatlon (EDAC combinational logic)
[Cs used: 0105 3Z05 Exclusiv OR: OR gates
0106 3Z06 Exclusiv OR: NAND _ates
0107 - 3207 Exclusiv OR: AND _ates
0108 1508 Error Corrector: NAND _ates
0109 1109 Error Detector,Exclusiv OR: mixed
122 ICs = 1464 faults
after insertin_ the microsimulator chips connect followin_ pins:
0103 / 8 to 0105 / 8
3207 / 13 to 1508 / 8
t
faults not used: 19
IC: 1208 / 17 fault number: 1197
1208 / 18 1198
1208 / 19 1199
1208 / 16 1200
0209 / 18 1354
0209 / 19 1355
0209 / 17 1356
0409 / 14 1375
0409 / 15 1376
0409 / 16 1377
0409 / 18 1378
0409 / 19 1379
0409 / 17 1380
0709 / 5 1408
0709 / 6 1409
0709 / 4 1410
0709 / 18 1414
0709 / 19 1415




EDAC Fault Simulatzon iscannable latches)
ICs used: 0103 - 3203 scanable latches, top row: NAND gates
0104 - 3204 scanable latches, bottom row: SAND gates
1608 - 3208 scanable latches, checkbit and syndrom
81 ICs = 972 faults
after inserting the microsxmulator chips connect following pins:
0104 / 13 to 3208 / 8
1608 / 13 to 1109 / 13
faults not used: 0
undetectable faults: 3
IC: 3203 / 14 fault number: 379
3203 / 16 381
3203 / 19 383
D-39
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EDAC Fault Simulation (EDAC lo_ic) Stuck-at
initial seed (hex):
good machine signature (hex):
cycles completed: i0
ff ff ff ff aa
b6 84 68 a3 01 32
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable fauIts:
number of faults not detected:









Spaceborne, Inc. Date: April 7, 1989
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EDgC Fault Simulatlon (EDAC io_ic) Stuck-at
initial seed (hex):
good machine signature (hex):
cycles completed: 20
ff ff ff ff aa
59 06 cf 09 03 5a
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









$paceborne, Inc. Date: April 7, 1989
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EDAC Fault Simulation (EDAC logic) St[tck-at
initial seed lhex):
good machine signature {hex):
cycles completed: i00
ff ff ff ff aa
b6 e4 48 85 03 4e
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectabte _atLlts:
number of faults not detected:













EDAC Fault Simulation {EDAC logic) Stuck-at
initial seed (hex;:
good machine signature (hex):
cycles completed: 300
ff ff ff ff aa
46 26 94 lc O0 lb
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaceborne,. Inc. Date: April 7, 1989
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EDAC Fault Szmulation {EDAC logic) StLtc[(-at
initial seed (hex):
good machine signature (hex):
cycles completed: 400
ff ff ff ff aa
39 28 O0 dl 03 5b
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaceborne, Inc. Date: April 7, 1989
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ff ff ff ff ff
06 6d ce d9 03 72
total number of faults
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spacebornet Inc. Date: April 12, 1989
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EDAC Fault $tmulation (scannable latches} Stuck-at
initial seed (hex):
_ood machine signature lhex):
cycles completed: 4
ff ff ff ff ff
3b d7 e3 3c 03 0a
total number of faults: 972
number of faults not used: 0
number of undetectable faults: 3
number of detectable faults: 969
number of faults not detected: 26
number of faults detected: 943
fault coverage: 97.3_
Spaceborne, Inc. Date: April 12, 1989
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EDAC Fau£t SEmulation Iscannable latches) Stuck-at
initial seed (hex):
_ood machine signature (hex):
cycles completed: 6
ff ff ff ff ff
06 9e 48 52 O0 07
total number of faults: 972
numberof faults not used: 0
number of undetectable faults: 3
number of detectable faults: 969
number of faults not detected: 0
number of faults detected: 969
fault coverage: I00.0_
Spaceborne, Inc. Date: April 12, 1989
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ff ff ff ff aa
b6 84 66 a30l 32
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:













EDAC Fault SimulatLon {EDAC logicl Stuck-open
initial seed (hex):
good machine signature (hexI:
cycles completed: i00
ff ff ff ff aa
b6 e4 48 85 03 4e
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaceborne, Inc. Date: September 7, 1989
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EDAC Fault S_mulation t EDAC lo+ic) Stuck-open
initial seed (hex):
good machine signature [hex):
cycles completed: 400
ff ff ff ff aa
39 28 00 dl 03 5b
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaceborne, Inc. Date: September 7, 1989
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EDAC Fault Simulation (EDAC lo_ic) Stuck-open
initial seed (hex):
_ood machine signature (hex}:
cycles completed: I000
ff ff ff ff aa
87 5f 83 6b 03 5a
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaceborne, Inc. Date: September 7, 1989
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EDAC Fault Simulation (EDAC logic) Stuck-open
initial seed (hex):
good machine signature (hex):
cycles completed: I0000
ff ff ff ff aa
3e 84 ec 85 O0 44
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaeeborne, Inc. Date: September 7, 1989
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EDAC Fault S_muiation {EDAC logic) Stuck-open
initial seed (hex):
good machine signature (hex):
cycles completed: i00000
ff ff ff ff aa
3c 2d le 50 O0 11
total number of faults:
number of faults not used:
number of undetectable faults:
number of detectable faults:
number of faults not detected:









Spaceborne, Inc. Date: September 7, 1989
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Fault S;mula.%or Breadboard ........... E-t
1 .................................... E-2














Figure S .................................... E-4
;igure 4 .................................... E-_
Figure 5 .................................... E-6
Figure 6 .................................... E-7
Figure 7 .................................... E-8
;_gure 8 .................................... E-9
Figure 9 ................................... E-IO
F gure 10 .................................. E-11
Figure 11 .................................. E-12

















E 1 13 Figure 1
E 1 14 Figure 1
E 1 15 Figure 1
E 1 16 Figure 1
E I 17 Figure I

















































































Figure 37 .................................. E-38
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ERROR DETECTION AND CORRECTION UNIT WITH BUILT-IN SELF













F..-._ _ F_ULTI .C"
Random Test ......................... F-1
P_rity Tree Test ................. _-13
Error Cetect_r Test .............. F-24
Error Corrector Test ............. ¢-23
Combinational Logic ................ =-32
Scannable Latches ................. F-48




Date: March 22, 1989
This program is designed to work with our EDAC design and with two
commercial EDAC chips !i.e., SN 74AL8632 from Texas Instruments
and IDT 49C460 from Integrated Device Technology}. The program
enables you to write any data to the EDAC and to read the response
from the EDAC. It also allows you to inject faults into the written
data to determine the circuits behavier in regard to faulty data.
Last, but not least, the program has a feature that enables you to
test the EDAC automatically [Function key F8-Test).
#include <stdio.h>
#include <graph.h>




































































































































































































































































sprintf (butter,"Byte O: ")', _outtext[butter)', scant ("%x",&byte[O]);
_settextposition(20,6);
sprintt {buffer,"Byte I: ")' outtext(butter}; scant ("_x" &byte[l])"
_ J J
_settextposition(21,6);
sprintt (butter,"Byte 2: ")" outtext{butter); scant ("%x" &byte[2])"y -- t ,
settextposition(22,6);












sprintf |buteer," Checkbits: "}; outtext(buffer); scant ("_x",&cb);
check=cb;
)
dieplay_byte(int x, int y, int dbyte)
F-5
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_settextpositionIx,2g)

































outtext{" 1 2 3 4 5
_settextposition(22,50);











_settextposition( 18,51 ) ;
_outtext(buffer) ;
cony_byte_to_bin( probe2 ) ;
ta]_ (i-O;i(-7;i++)
J+-sprintf( buffer+j, " %d ", binbyte[ i ] ) ;
)
settextpomition( 21,51 ) ;































































/* set port 772 to 0 */
/* set port 773 to ETheR */
/* set microsimulator to */
/* mode 3 */
/* shift in 0s */
/= set microsimulator to */
/" mode 0 "/
/* output enable data ,/
/* latch R/W signal "/




/= latch data into data */
/s input registers =/
/t output enable checkbits =/
/= latch CB, Error into data a/
/a output registers */
/a latch CB/SY into interface =/
/" read checkbit =/
/* latch Error into interface =/
/s read error signals =/
/= MULT ERROR =/
/* ERROR */
/a disable output =/
/* enable output data, cb =/
/* latch R/W signal "/




/S write checkbit s/
/_ latch in data, cb =/
/= latch data, cb, error =/
/= into output re|tater "/
/= disable output */
/S output enable data, cb S/


































/* latch cb into interface */




/_ read syndrom Zl
/* latch error into [F */
/* read error signals "/
/* disable output *I
/* output enable data, cb */
/* latch data, cb, error */
/* into output register */
/* latch data into interface s/
/* latch cb into interface ,/




/* read syndrom */
/* latch error into IF */
/" read error signals "/
/* MULT ERROR "/
/* ERROR */
/* disable output */
wr i te_out { void )
(
control2=write__ode ;
outp( 773,control2 & 0xFE) ;
outp(772,controll I 0x02);
outp( 772,controll ) ;








outp( 773,control2 ) ;
._ .






outp( 788,0 } ;
outp( 789,0 ) ;
/* output enable data */
/* latch R/W signal */




/* latch data into data */
/* input registers s/
/* latch CB, data into data
/* output registers
/* disable output
/* enable output data, cb */
/* latch R/W signal */







outp( 790,0 ) ;
outp( 791,0 ) ;
























/* write checkbit */
* latch in data, cb ,/
* latch data, cb, error */
* into output register */
* disable output */
/* output enable data =/
/* latch R/W signal */



































conv_bTte to bin(int byte)
(
int i;
for (i=O; i<8; i÷+)
{
binbyte[il=ibyte >> i} & I;
}
/* output enable data, cb */
/* latch data into interface */
/s latch cb into interface ,/




/* read syndrom *s'
/" latch error into IF =/
/I read error signals */
/* MULT ERROR */
/* ERROR */
/a disable output s/
F-f1
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cb^=Power of 2(i) I Power of 2(k);
readall{};






























if (me_bit!=O :: error_bit!=O)
{
error_¢ount÷=l;
























































































































_outtext(" Byte 3 Byte 2 Byte 1
_setbkcolor(whtte);
for (J=O; j<=l; j++l
{.




EDAC - Error Detection and Correction Unit












































































clr lines( int start, int stop, int color)
















Date: March 23, 1989
This program generates the test pattern for an exhaustive test of the
parity networks. Each parity network (13 or 14 inputs) generates one
checkbit. The test pattern are applied to the EDAC and the generated






















































i ........ number of chec_blt tested
vector...number of vector applied
k ........ number of input to parity tree
,/
for ( i:0; z<CBcount ; i+÷ }
zf (i:=O : : i==6) inputs=f2; else inputs=f3;
for {vector=OF vector<Power of 2[inputs+l); vector+÷)
{
byte[O]=byte[l]:byte[2]=byte[3]=O;









byte(O) +:bit( tnputs-k],(Power_of_2(input[i_[k] ));
}
if ( input[ i][k]>=8 && input[i][k]<16)
{
byte(l) +=bit[inputs-k],(Power of 2(input[i][k]-8));
}




if (input[i][k_>:24 &a input[i][k}<32)
{





write_all( }; /, write data to EDAC ,/
calculate_checkbit( ); /= calculate checkbit ,/
read_all(); /_ read data from EDAC =/
aask=Power_of_2[i);
checkbltz(check & mask)/mask;









c .. switch (key)
(
case 67: _oto finish; /s Function key F9 s/




















prlnt_ {"Test completed successfully! No Errors detected!");
}




long Power of 2(int x)







































/* set port 772 to 0 */
/, set port 773 to E7hex s/
/* set microsiaulator to "/
/' mode 3 "/
/s shift in 0s */
/s set aicrosimulator to */
/* mode 0 "/
/a output enable data */
/, latch R/W signal "/




/* latch data into data */

























me bit=(control_in &l ;

































/* output enable checkbits */
/, latch CB, Error into data */
/* output registers */
/* latch CB/SY into interface */
/* read checkbit */
/* latch Error into interface "/
/* read error signals "/
/* MULT ERROR "/
/* ERROR */
/* disable output 8/
/* enable output data, cb */
/* latch R/W signal */




/* write checkbit */
/* latch in data, cb */
11 disable output */
I* output enable data, cb *I
/I latch data, cb, error */
/* into output register */
/* latch data into interface */
/* latch cb into interface 1/




I* read syndrom 1/
/1 latch error into IF */
/* read error signals I/
/* MULT ERROR I/
/I ERROR 1/
/* disable output */
int calculate_checkbit(void)


















































_outtext{"EDAC - Error Detection and
_settextposition(5,1);





































Date: March 23, 198g
This program generates the test pattern for an exhaustive test of
the Error Detector. This part of the EDAC detects szngle and multiple
errors and _enerates the error signals ERROR and MULT ERROR. The test
pattern are applied to the EDAC in READ mode and the generated error




































?_[-OJ (vector=O; vector<128; vector÷+)
_.-_.cb=vector & 127;
writs_all{);







/s initialize screen "/
/a initialize EDAC a/
/* start timer "/
/s write data to the EDAC a/
F-24
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PI:EI_tDIHG PAGE BLANK P_OT FILMED
(sy[0l&sy[ 3 }_sy[ 4 ]&sy[ 5 ] I
Isy[1 ]&sy[3}&sy[4 ]&sy[5} )
(sy[1]&sy[31&sy[41&sy[61)
(sy[1]&sy[3]&sy[5]&sy[6]);
ERROR= sy(0] ] sy(1] ] sy[2} ] sy(3] l sy[4] ] sy[5] ] sy(6];
even= sy[0] sy[tl sy[2] " sy[3] " sy[4] sy[5] sy[6];
YtE= (!even & ERRORI I TONE;
_ERROR=!ERROR;
_HE=!HE;
read_all(); /* read error signals */
tf (_ERROR !=error bit) error flag=true;





stOp time( ); /* stop timer */



















printf ("Hardware Fault in MULT ERROR Signal detected_");
}
}
while (!kbhit{) }; /s wait for key x/
clearscreen( GCLEARSCREEN];
initialize(void)















/* set port 772 to 0 */
/s set port 773 to E7hex s/
/* set microsimulator to */
/s mode 3 "I
/s shift in Os */
/* set microlimulator to Xl





































/* output enable data */
/* latch R/W signal */




/* latch data into data ml
/* input registers m/
/= output enable checkbits */
/* latch CB, Error into data ,/
/" output registers ,/
/* latch CB/SY into interface ,/
/* read checkbit a/
/* latch Error into interface ,/
/= read error signals ,/
/= MULT ERROR ,/
/= ERROR =/































/* enable output data, cb =/
/= latch R/W signal */




/= write checkbit =/
/= latch in data, cb 8/
/s disable output */
/s output enable data, cb */
'* latch data, cb, error */
'' into output register 8/
'* latch data into interface */
¢= latch cb into interface =/




'" read syndrom 8/
r, latch error into IF =/
'* read error signals */
_= MULT ERROR Sl
'= ERROR e/
vs disable output =/
start_time{void)








































outtext('EDAC - Error Detection
_settextposition[5,1);

























Date: March 23, 1989
This program generates the test pattern for an exhaustive test of
the Error Locator. In the case of a single error this part of the
EDAC locates the fautty bit and corrects it. The test pattern are
applied to the EDAC in READ mode. The corrected data is checked to
make sure that the faulty bit and only the faulty bit has been
flipped.
*/
= include< stdio, h>
= tnclude< graph, h>
zinc lude<conio, h>


















int control in,errar bit,me_bit,syndr;













_or {vector=O; vector<32; vector÷+)
=:- cbasyndrom[vector];
read all{);
for (i=O; i<4; i++)
(
cony_byte to bin(data[i]);
for {j:O; j<8; j+÷)
(
if (vector==(8,i+j))
/* initialize screen */
/* initialize EDAC "/
/, atart timer */
/, write data to the EDAC ¢/
F-28
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{

















/" stop timer */







printf ("Hardware Fault in Error Locator detected!");
}
while ( !kbhit( ) ); /s wait for key "/
_clearscreen(_GCLEARSCREEN);
initialize{void)




















outp( 772,control1 ) ;
outp( 788,byte[O ] ) ;
outp( 789, byte{ 1 ] );
outp(790,byte[2] };
outp(791,byte[3] );
/* set port 772 to 0 */
/* set port 773 to EThex "/
/* set microsimulator to */
/* mode 3 "/
/, shift in Os "/
/" set microsimulator to _/
/, mode 0 "/
/" output enable data "/
/* latch R/W el|hal ,/










outp( 772,controll ) ;
outp( 770,0);
check:_np( 785 } & OxTf
outp( 768,O_ ;
controi_in=inp{ 789} ;
me bit=(control_in &l ;
error_bit=[control in & 2)/2;
outp(773,control2) ;
)
/* latch data into data I/
/i input registers I/
/* output enable checkbits */
/* latch CB, Error into data ./
/* output registers I/
/* latch CB/SY into interface "/
/" read checkbit I/
/" latch Error into interface i 
/" read error signals */
/* MULT ERROR "/
/* ERROR */




outp(773,control2 & 0x7E ;




outp{ 790,byte[ 2] ) ;
outp( 791 ,byte[ 3] ) ;
outp(779,cb) ;
outp(772,controll : 0xOl ;
o.tp(772,controll );
outp(773,control2);
outp{773,controlZ & OxF9 ;















/* enable output data, cb */
/. latch R/W signal i/




/i write checkbit ./
/* latch in data, cb ,/
/* disable output "/
/* output enable data, cb ./
/. latch data, cb, error "/
/" into output register ./
/. latch data into interface s/
/. latch cb into interface "/




/i read syndrom _I
/* latch error into IF ,/
/i read error signals ,/
/i MULT ERROR i/
/i ERROR *i
/* disable output "/
conv_byte_to_bin|int byte)
/i converts I byte into 8 bits il
{
int i;
£01 (i-O; i<l; i÷÷l
{















/. stops timer and ,Jisp[ays stoptlme and
(
























_outtext("EDAC - Error Detection and
_settextpositio.(5,1);


























Date: Septembe[" -, 19_9
This program performs fa_lt sLmulation. It generates the good
machine signature, then a f,_ult zs injected and the _enerated

















































int data[ t1 ,sign[I;I,goodt b I;
int byte[41 = {OxFF,OxFF,OxFF,0xFF};
znt test_cycle[ll) = (0,1,2,5,t0,20,50,100,200,500,1OO0};
Lnt unused[20l = {t197,1198,1199,1200,1354,1355,1356,
1375, 1276, 1377, 1378, 1379,1380, 1408,
1409, 1410,1414, 1415, 1416} ;
int fault12500);
long cycle[ 10];









dlsr, lay_signature( II,ZO ) ;
dzspt._y_mode{ } ;
display_pass[ 3, 70 ) ;
,:l_splay_data_writelS,20) :
,J_spiay cb{ 8,65,cb);







































/" initialize display i/
/= initialize EDAC */






















fpr_ntt'_srdprn,"!r_ cycles: %4d %02x %02:< %02x %0'?x %:_->: _
02:_ %03d %03d %03d %( _,i %'J:ld %OOd",i,_ignt 5t,si_nl4J,slgnl3!,s'.gn['d],sl_r,[l '.s
ign[_: I ,sign[5 ] ,sign[ 4 I ,si;nl J I ,sign[P I ,sign[ l ] ,si_n[O I );
t'l,t, tntf( _t,Jprn,"',n\lL" I;
break;












display mode¢ ) ;












cont ro 12 = read_mode ;
else
conttol 2=write_mode ;
display mode{ ) ;
}




















}get fault_hum( I ;
tnje,:t ( fauit_n,_m- I I ;
dispiay_fdo( )
l
tf _ kev==_3 t




if ( Kev==_4 )
get cycle hum( ] ;
s_gnature_ ) ;
display_signature( 11 ,.90) ;






display signature( 14 ,20 J;
disp[av_fdo( ) ;
)








if { key==68 I
(
endloop=true ;



























































c lear_fault [ );
signature| );
display_signature(iI,_0)









_et number of cycles */
• clear fault simulator */
_enerate _ood machine */
/* s_qnature "/
inject first fault */
first pass of fault simulation, uses all faults,
injects faults, _enerates signature, updates status












for ( fault num:mln_fa_i[t÷l ; f_,llt_num<:max_fault; fault_num÷+l
(
outp(/T2,control! : OxSO); /* shift fault one */
outp( 772,controll ) ; /z position I/
fault sire( ) ;
display_status
)
read fdo( ) ;


















the faults from a fault list,








sprintf{ filename÷7,"%s" ,ext ) ;














shift fault(max_fault-fault_alt ) ;
read_fdo{ ) ;
if { fdo!=l) * checks fdo pin
{
fdo_error =t rue ;
fcloseIfault write)
















































































"); _outtext(buffer); scanf ("_x",&cb);
_et_fau I t_num( void }
F-38
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sprintf (buffer,' Fauil _r.:
}
get_shi ft_num( void }













get_cyc [e_num{ void )












sprintf (buffer," Cycle Nr.:
)
get_cFcies(void )










sprintf (buffer," Cycle Nr.:
}
_ottttext(buffer) : scanf












get_cycle(int x, int y)









sprintf (buffer,"\n Number of








with input 0 1/
¢ycIes(%d} : ",i);
display_byte( int x, int y, int dbyte)



















displax_cb(int x,int y,in_ dbyte)












for (i:6; i>:O; i--)
{
bin format */









/* displays databytes byte3 - byte0 */
{
int j,ypos;






display_signature( int x,int y)
/* displays si_ature In hex and bin format s/
{
int i,ypos;




















/* display "all" or "File" mode */
{
char *modum,scmode;
if (fault_mode==all) modus=" all








"', else modus=" File ";






























































/" set port 772 to O =/
/* set port 773 to EYhex s/
/* clear Fault Simulator */
/* set WRITE mode */
* mode 3 */
* sh_ft in Os */
/* restore mode "/
F-42
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shift_fault(int pos)
/* shift fault 'pos' pesLt_ons */
{
int i;
for (i:O; l<pos; i÷+l
[













/* writes data and checkbits to EDAC
{























/* enable output to EDAC ,/




/* write checkbits "/
/, latch in data, R/W */
/* disable output to EDAC s/
read_signature{void)
/* reads data, checkbits, and error signals from EDAC
(
int control in;
















/* output enable */
/= latch data into interface s/
/= latch CB into interface 8/
/m latch error into interface s/
/s read data and checkbits s/
/, read error siCnals */
I, MULT ERROR =I
/* ERROR */
/" shift output, fault simulator $/
/s disable output a/
read_fdo(void)









/* Latch data into Znterface */
/* shift output, fault simulator _/
signature(void)





for (i=[; i<=cycle{pass]; i÷+)
{
for {j=l; j<=41; J++)
{
outp(773,control2 : CLK B ;
outp(773,control2);






byte3 byte2 bytel byte0 check error ,/
/1 write seed 1/
/* repeat number of cycles */
/i shift LFSR 41 times
/* latch data into
/1 output registers
1/
read_signature( ); /1 read signature




































_i check for unused faults ,/
{
ant i;













cony_byte to bin(int byte)
/* convert 1 bFte to 8 bits */
{
int i;
for (i=0; i<8; i++}
(
binbyte[i]=(byte >> i} & i;
}
edac_screen( )










_setbkcolor ( _reen } ;
settextposition[ I, I ] ;
_outtext(titel) ;
_settextpositioni 25, I ) ;
_outtext(menu);
setbkcolor{ blue ) ;
_settextcolor(yellow);
for (i=2; i<=24; i++)
{
_settextposition{ i,l ) ;
_outtext ( line ) ;
}
_settextposition[3,13);




_outtexti" Byte 3 Byte 2
_settextpomition( 8, S ) ;
_Quttext{ "seed: " ) ;
_oettextpoeition{ 10,5 ) ;
__outtext| "good machine" ) ;
_ttextpositioh{ 11,5 | ;
__ottext ( "s ign&ture : " ) ;
_settextpositton! 15,10 ) ;
outtext("fault #:");
_settextposition( 15,25 } ;
_outtext("not detected:");
_settextposition| 15,50);
_outtext [ "cycles :" ) ;
}
EDAC - Fault Simulation
F4-Stuck_at F5-Stuck_open FT-PrtSi_n





/* initialize screen "/
(
int i,j:
char *tttel:" EDkC - Fault Simulation



































Byte I Byte 0 Checkbits');
result_screen[void)











clr_lines[int start, int stop, int color)








for ( 1:start; 1<:stop; i++)
{
_settextpositlonl i,1 ) ;






Date: April 12, 1989
This program performs stuck-at fault simulation for the 2nd part of
the breadboard (i.e., latches). It generates the good machine
szgnature, then a fault is injected and the generated signature is














































int byte[4] = {0xFF,0xFF,OxFF,0xFF};
F-48







































display_data_write( 8,20 ) ;
checkblt_input ( ) ;
displa¥_cb{ 8,65,cb } ;
clear_fault( ) ;
signature( ) ;



















/* toggles read/write */
/* mode */
/s F2-Seed */
/s changes seed */
/s F4-Stuck_at */
/a tet number of cycles "/








/" clear fault simulator */
/* first pass of gault simulation, uses all faults,
injects faults, generates signature, updates status
























File mode, reads the faults from a fault list,



























































case 66: /s F8-manual
endloop=false;
manual_screen/ };
I* checks fdo pin *I

































fprintf(stdprn,"\n cycles: %4d _02x ZO2x
• O3d _03d %03d






































































































































for (i=18; i<=23; t+÷)
/* FlO-Exit













sprintf (buffer,'Byte 0 "); _outte×t(buffer); scanf ("%×",&byte[O});
settextposition(20,6};
sprintf (buffer,"Byte I: "); _outte×t(buffer); scanf ("%×",&byte[1]);
_settextposition(21,6);
sprintf (buffer,"Byte 2: "); _outtext(buffer); scanf ("%x",&byte[2]);
_settextposition(22,6);
sprintf (buffer,"Byte 3: "); _outtext(buffer); scanf ("%x",&byte[3]);
}
checkbit_input{voidl


























sprintf (buffer," Fault Nr.: "); _outtext{buffer); scanf ("_d",&fault_num);
}
get_shlft_num(vold)




























sprintf (buffer," Cycle Nr.:
}
");
"); outtext(bufferI ; scanf
get_cycie(int x, int y)























display byte{int X, int y, int dbyte)




















_outtext ( buffer ) ;
F-55
321
display_cb{int x,int y,int dbyte)




















/_ displays databytes byte3 - bxteO _/
{
int j,ypos;






display si_nature(int x,int y)
/_ displays sigature in hex and bin format s/
{
int i,ypos;
















































































/s set port 772 to 0 s/
/s set port 773 to EThex s/








/* clear the fault simulator */
{
int i;







/* shift fault 'pos' positions =/
{
int i;






/* set Read mode ,/
/* shift in 0s */








I* shift in a 1 *I
write_seed(void)















/= enable output to EDAC */




I" write checkbits */
/* latch in data, R/W */




/s writes data and checkbits to EDAC */
{
control2&=Ox7E;
outp(773,control2); /e enable output to EDAC */
outp(788,dat); /a write databyte 0 */
outp(789,dat); /s I */
outp(790,dat); /= 2 =/






























































/= write checkbits */
/, latch in data, R/W =/
/* latch data into */
/* output registers */
signals from EDAC */
/* output enable */
/* latch data into interface */
/* latch CB into interface */
/= latch error into interface =/
/* read data and checkbits ,/
/* read error signals */
/s MULT ERROR */
/* ERROR */
/* shift output, fault simulatora/
/* disable output */
1, s_
/* */




faults 967,961, and 919 */



















































goo6 sisnature{ void }
_/8 |enerate8 good sicnature
ist I;
read_atsnature( };




good[ i ]=sign[ i ] ;
)
in
I* fault = 961
/* fault # 919














/* latch data into interface "/
/* shift output, fault simulator "/
signature(void}











for (i=l; i<:cycle[pass]; i++)
{












/* latch data into
/* output registers
/" repeat number of cycles
/* shift LFSR 41 times
/s latch data into
/* output registers
read_signature(); /= read signature
outp(774,no_fault); /= disable faults





















read si|nature{); /* read signature
outp(774,0);
















simulation(int data0,int cb0,int datal,int cbl}
/* performs fault simulation in pass 0 */
{
int i;
write_data(datal,cbl); /* write seed */
read_signature( ); /* read and display good ,/
display_signature(ll,20]; /, machine signature "/
getch();




outp{772,controll : 0xC0}; /* inject first fault */
outp(772,controll);
if (fault[l]==O} /" if not detected 1/









for (fault_hum=Z; fault_num<=max fault; fault_num+÷)
{
outp(77Z,controll : OxS0); /, shift fault one */
outp(772,controll); /, position */
if (fault[fault num]==0} /, if not detected */


































/. check for unused faults */
{
int i;












/* convert l byte to 8 bits */
{
int i;
for (i=0; i<8; i+*)
{









char *menu= " FI-Mode F2-Seed
FlO-Exit ";
_wrapon( _GWRAPOFF ) ;
_settextcolor{ black) ;
_setbkcolor(black) ;




_mettextpoeition( 25,1 ) ;
_outtext ( menu ) ;
_ metbkcolor(blue) ;
_eettextcolor( yellow ) ;
for (i-2; 1<-24; i++)
(
_settextpomition( i, 1 ) ;
_outtext{ line) ;
settextposition( 3,13 | ;
_outtext{"- Mode");
_settextpoaitlon( 3,60 ] ;



































_out text (menu ) ;
_setbkcolor ( blue } ;
settextcolor{ yellow) ;







_settextpositiom( 3,60 ) ;
_outtext( "FIX): " ) ;
_settextposttion{ 5,20 ) ;
_outtext( " Byte 3 Byte 2
_eettextposltion( 8,5 ) ;
_@uttext { "seed: " ) ;
•-_eettextpoeit ton( 10,5 } ;
_..@lttext( "|ood machine" ) ;
/_ttextpomition( 11,5 ) ;
"_outtext( "siEnature: " ) ;
_settextpoeitton( 13,5 ) ;































clr lines{int start, int stop, int color)





















Logic Diagram of PC-Interface Board
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